High-Speed 2-D Convolution with a Custom Computing Machine

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 12, Issue 1, 1996, Pages 7-19

  Peterson, James B ^a   Athanas, Peter M ^a  

^a State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTATIONAL METHODS; COMPUTER SYSTEMS; CONVOLUTIONAL CODES; INTERCONNECTION NETWORKS; SIGNAL PROCESSING;

CUSTOM COMPUTING MACHINE; SPLASH 2 SYSTEM; TWO DIMENSIONAL CONVOLUTION;

IMAGE PROCESSING;

EID: 0029736172     PISSN: 09225773     EISSN: None     Source Type: Journal    
DOI: 10.1007/BF00936943     Document Type: Article

References (17)

1. J. Arnold, D Buell, and E. Davis, "Splash 2, " Proceedings 4th Annual ACM Symposium on Parallel Algorithms and Architectures, pp. 316-322, 1992.
2. J. Arnold, "The Splash 2 Software Environment, " Proceedings 1st IEEE Workshop on FPGAsfor Custom Computing Machines, pp. 88-93, April 1993.
3. "MaxVideo 20, " Datacube Inc., Tech. Rep. DS599-1.0, 1991.
4. N. Shirazi, A. Walters, and P. Athanas, "Quantitative Analysis of Floating Point Arithmetic on FPGA Based Custom Computing Machines, " IEEE Symposium on FPGAsfor Custom Computing Machines, April 1995.
5. The Programmable Gate Array Data Book, San Jose, CA: Xilinx Inc., 1994.
6. M. Gokhaie and R. Minnich, "FPGA Computing in a Data Parallel C, " IEEE Workshop on FPGAsfor Custom Computing Machines, Napa, CA, pp. 94-101, April 1993.
7. P. Athanas and H. Silverman, "Processor Reconfiguration through Instruction-Set Metamorphosis: Architecture and Compiler, " IEEE Computer, Vol. 26, No. 3, pp. 11-18, March 1993.
8. L. Agarwal and M. Wazlowski, "An Asynchronous Approach to Efficient Execution of Programs on Adaptive Architectures Utilizing FPGAs, " IEEE Workshop on FPGAsfor Custom Computing Machines, Napa, CA, pp. 101-110, April 1994.
9. R. Haralick and L. Shapiro, Computer and Robot Vision, Vol. I, Reading, MA: Addison-Wesley, 1992.
10. I. Koren, Computer Arithmetic Algorithms, Englewood Cliffs, NJ: Prentice Hall, 1993.
11. J. Wakerly, Digital Design Principles and Practices, Englewood Cliffs, NJ: Prentice Hall, 1990.
12. Dual i860 Processor Board User's Manual, Alacron Inc., 1993.
13. C. Goudet, Y. Mathieu, G. Concordel, and N. Demassieux, "A Real-Time Multi-Kernel Picture Convolver, " IEEE Custom Integrated Circuits Conference, p. 17.8, 1990.
14. P. Athanas and L. Abbott, "Processing Images in Real Time on a Custom Computing Platform, " IEEE Computer, February 1995.
15. J. Armstrong and F. Gray, Structured Logic Design with VHDL, Englewood Cliffs, NJ: Prentice Hall, 1993.
16. W. Luk, T. Wu, and I. Page, "Hardware-Software Codesign of Multidimensional Programs, " IEEE Workshop on FPGAs far Custom Computing Machines, Napa, CA, pp. 82-90, April 1994.
17. J. McCanny, J. McWhirter, and E. Swartzlander (eds, ), Systolic Array Processors, Englewood Cliffs, NJ: Prentice Hall, 1989.