메뉴 건너뛰기




Volumn 7, Issue 1, 1996, Pages 18-25

Performance analysis of finite-buffered asynchronous multistage interconnection networks

Author keywords

Finite buffer; Multiprocessor; Multistage interconnection network; Performance analysis; Queueing model

Indexed keywords

ASYNCHRONOUS TRANSFER MODE; BUFFER STORAGE; COMPUTER SIMULATION; MATHEMATICAL MODELS; MULTIPROCESSING SYSTEMS; PERFORMANCE; QUEUEING THEORY; TELECOMMUNICATION TRAFFIC;

EID: 0029732212     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/71.481594     Document Type: Article
Times cited : (14)

References (21)
  • 2
    • 0020705129 scopus 로고
    • The NYU Ultra computer-Designing a MIMD shared memory parallel computer
    • Feb.
    • A. Gottlieb, R. Grishman, et al., "The NYU Ultra computer-Designing a MIMD shared memory parallel computer," IEEE Trans. Computers, pp. 175-189, Feb. 1983.
    • (1983) IEEE Trans. Computers , pp. 175-189
    • Gottlieb, A.1    Grishman, R.2
  • 3
    • 0022200333 scopus 로고
    • The IBM research parallel processor prototype (RP3): Introduction and architecture
    • Aug.
    • G.F. Pfister, W.C. Brantly et al., "The IBM research parallel processor prototype (RP3) : Introduction and architecture," Proc. Int'l Conf. Parallel Processing, pp. 764-771, Aug. 1985.
    • (1985) Proc. Int'l Conf. Parallel Processing , pp. 764-771
    • Pfister, G.F.1    Brantly, W.C.2
  • 4
    • 0019717085 scopus 로고
    • PASM: A partitionable SIMD/MTMD System for image processing and pattern recognition
    • Dec.
    • H.J. Siegel, L.J. Siegel et al., "PASM: A partitionable SIMD/MTMD System for image processing and pattern recognition," IEEE Trans. Computers, vol. 30, pp. 934-947, Dec. 1981.
    • (1981) IEEE Trans. Computers , vol.30 , pp. 934-947
    • Siegel, H.J.1    Siegel, L.J.2
  • 5
    • 0026679916 scopus 로고
    • Performance analysis of multistage interconnection network configurations and operations
    • Jan.
    • C.-l. Wu and M. Lee, "Performance analysis of multistage interconnection network configurations and operations," IEEE Trans. Computers, pp. 18-27, Jan. 1992.
    • (1992) IEEE Trans. Computers , pp. 18-27
    • Wu, C.-L.1    Lee, M.2
  • 6
    • 0026187442 scopus 로고
    • MVAMIN: Mean value analysis algorithms for multistage interconnection networks
    • July
    • H. Jiang, L.N. Bhuyan, and J.K. Muppala, "MVAMIN: Mean value analysis algorithms for multistage interconnection networks," J. Parallel and Distributed Computing, pp. 189-201, July 1991.
    • (1991) J. Parallel and Distributed Computing , pp. 189-201
    • Jiang, H.1    Bhuyan, L.N.2    Muppala, J.K.3
  • 7
    • 0019006680 scopus 로고
    • Analysis and simulation of buffered delta network
    • Aug.
    • D.M. Dias and J.R. Jump, "Analysis and simulation of buffered delta network," IEEE Trans. on Computers, pp. 273-282, Aug. 1981.
    • (1981) IEEE Trans. on Computers , pp. 273-282
    • Dias, D.M.1    Jump, J.R.2
  • 10
    • 84941526967 scopus 로고
    • Performance analysis of finite-buffered multistage interconnection networks with a general traffic pattern
    • May
    • T. Lin and L. Kleinrock, "Performance analysis of finite-buffered multistage interconnection networks with a general traffic pattern," Proc. ACM SIGMETRICS Conf. Measurement and Modeling of Computer Systems, pp. 68-78, May, 1991.
    • (1991) Proc. ACM SIGMETRICS Conf. Measurement and Modeling of Computer Systems , pp. 68-78
    • Lin, T.1    Kleinrock, L.2
  • 11
    • 0020904262 scopus 로고
    • Performance analysis of a packet switch based on a single-buffered Banyan network
    • Dec.
    • Y.-C. Jenq, "Performance analysis of a packet switch based on a single-buffered Banyan network," IEEE J. Selected Areas Comm., vol. 1, pp. 1,014-1,021, Dec. 1983.
    • (1983) IEEE J. Selected Areas Comm. , vol.1
    • Jenq, Y.-C.1
  • 12
    • 0025402543 scopus 로고
    • Performance analysis of multibuffered packet-switching networks in multiprocessor systems
    • Mar.
    • H. Yoon, K.Y. Lee, and M.T. Liu, "Performance analysis of multibuffered packet-switching networks in multiprocessor systems," IEEE Trans. Computers, vol. 39, no. 3, pp. 319-327, Mar. 1990.
    • (1990) IEEE Trans. Computers , vol.39 , Issue.3 , pp. 319-327
    • Yoon, H.1    Lee, K.Y.2    Liu, M.T.3
  • 13
    • 0346543013 scopus 로고
    • Performance evaluation of multi-stage interconnection networks with finite buffers
    • Aug.
    • J. Ding and L.N. Bhuyan, "Performance evaluation of multi-stage interconnection networks with finite buffers," Int'l Conf. Parallel Processing, pp. 592-599, Aug. 1991.
    • (1991) Int'l Conf. Parallel Processing , pp. 592-599
    • Ding, J.1    Bhuyan, L.N.2
  • 14
    • 0020249461 scopus 로고
    • An approximate queueing model for packet switched multistage interconnection networks
    • Oct.
    • T.N. Mudge and B.A. Makrucki, "An approximate queueing model for packet switched multistage interconnection networks," Proc. Int'l Conf. Distributed Computing Systems, pp. 556-562, Oct. 1982.
    • (1982) Proc. Int'l Conf. Distributed Computing Systems , pp. 556-562
    • Mudge, T.N.1    Makrucki, B.A.2
  • 15
    • 0022187598 scopus 로고
    • Hot spot contention and combining in multistage interconnection networks
    • G.F. Pfister and V.A. Norton, "Hot spot contention and combining in multistage interconnection networks," Proc. Int'l Conf. Parallel Processing, pp. 790-797, 1985.
    • (1985) Proc. Int'l Conf. Parallel Processing , pp. 790-797
    • Pfister, G.F.1    Norton, V.A.2
  • 16
  • 17
    • 0024754731 scopus 로고
    • A performance bound of multistage combining networks
    • Oct.
    • G. Lee, "A performance bound of multistage combining networks," IEEE Trans. Computers, pp. 1,387-1,395, Oct. 1989.
    • (1989) IEEE Trans. Computers
    • Lee, G.1
  • 18
    • 33747638999 scopus 로고
    • Performance differences among combining switch architectures
    • Aug.
    • S.R. Dickey and O.E. Percus, "Performance differences among combining switch architectures," Proc. Int'l Conf. on Parallel Processing, vol. 1, pp. 110-117, Aug. 1992.
    • (1992) Proc. Int'l Conf. on Parallel Processing , vol.1 , pp. 110-117
    • Dickey, S.R.1    Percus, O.E.2
  • 21
    • 0028378050 scopus 로고
    • Performance analysis of finite buffered multistage interconnection networks
    • Feb.
    • Y. Mun and H.Y. Youn, "Performance analysis of finite buffered multistage interconnection networks," IEEE Trans. Computers, pp. 153-162, Feb. 1994.
    • (1994) IEEE Trans. Computers , pp. 153-162
    • Mun, Y.1    Youn, H.Y.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.