|
Volumn , Issue , 1996, Pages 172-179
|
iTEM: A chip-level electromigration reliability diagnosis tool using electrothermal timing simulation
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ELECTRIC WIRING;
ELECTROMIGRATION;
INTEGRATED CIRCUIT LAYOUT;
INTEGRATED CIRCUIT TESTING;
MATHEMATICAL MODELS;
MICROPROCESSOR CHIPS;
RELIABILITY;
VLSI CIRCUITS;
CHIP LEVEL ELECTROMIGRATION RELIABILITY DIAGNOSIS TOOL;
ELECTROTHERMAL TIMING SIMULATION;
INTERCONNECT TEMPERATURE;
CMOS INTEGRATED CIRCUITS;
|
EID: 0029721320
PISSN: 00999512
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (6)
|
References (19)
|