|
Volumn 4, Issue , 1996, Pages 49-52
|
New cell for low power adders
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CARRY LOGIC;
CMOS INTEGRATED CIRCUITS;
COMPUTER SIMULATION;
DELAY CIRCUITS;
ELECTRIC LOSSES;
GATES (TRANSISTOR);
LOGIC DESIGN;
LOGIC GATES;
PERFORMANCE;
CARRY LOOKAHEAD;
CARRY SELECT;
CARRY SKIP;
POWER DISSIPATION;
TRANSMISSION GATE;
XOR GATE;
ADDERS;
|
EID: 0029720389
PISSN: 02714310
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (23)
|
References (9)
|