메뉴 건너뛰기





Volumn 4, Issue , 1996, Pages 49-52

New cell for low power adders

Author keywords

[No Author keywords available]

Indexed keywords

CARRY LOGIC; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DELAY CIRCUITS; ELECTRIC LOSSES; GATES (TRANSISTOR); LOGIC DESIGN; LOGIC GATES; PERFORMANCE;

EID: 0029720389     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (23)

References (9)
  • Reference 정보가 존재하지 않습니다.

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.