SCOPUS 정보 검색 플랫폼

Volumn 7, Issue 3, 1995, Pages 209-221

Quantitative analysis for linear hybrid cellular automata and LFSR as built-in self-test generators for sequential faults

(4) Zhang, Shujian a Byrne, Rod b Muzio, Jon C a Miller, D Michael a

a UNIVERSITY OF VICTORIA (Canada)

b MEMORIAL UNIVERSITY OF NEWFOUNDLAND (Canada)

Author keywords

built in self test; linear feedback shift register; linear finite state machine; linear hybrid cellular automata; sequential fault; transition capability

Indexed keywords

COMBINATORIAL CIRCUITS; COMPUTER SIMULATION; DELAY CIRCUITS; FAILURE ANALYSIS; FINITE AUTOMATA; POLYNOMIALS; SHIFT REGISTERS; VECTORS;

BENCHMARK CIRCUITS; BUILT-IN SELF-TEST; LINEAR FEEDBACK SHIFT REGISTERS; LINEAR HYBRID CELLULAR AUTOMATA; SEQUENTIAL FAULT; TRANSITION CAPABILITY;

SEQUENTIAL CIRCUITS;

EID: 0029492743 PISSN: 09238174 EISSN: 15730727 Source Type: Journal
DOI: 10.1007/BF00995314 Document Type: Article

Times cited : (12)

References (19)

1
- 84935479551
- P.H. Bardell, W.H. McAnney, and J. Savir, Built-In Test for VLSI: Pseudorandom Techniques, John Wiley and Sons, 1987.

2
- 0025462762
- The Analysis of One-Dimensional Linear Cellular Automata and Their Aliasing Properties
- (1990) IEEE Transactions on Computer-Aided Design , vol.9 , Issue.7 , pp. 767-778
- Serra, M.¹ Slater, T.² Muzio, J.C.³ Miller, D.M.⁴

3
- 84935487029
- S. Zhang, R. Byrne, and D.M. Miller, “BIST Generators for Sequential Faults,”Proceedings of IEEE International Conference on Computer Design, October 1992, pp. 260–263.

4
- 84935452028
- K. Furuya and E.J. McCluskey, “Two-Pattern Test Capabilities of Autonomous TPG Circuits,”Proceedings of IEEE International Test Conference, 1991, pp. 704–711.

5
- 0028138055
- Cellular Automata as a BIST Structure for Testing CMOS Circuits
- (1994) IEEE Proceedings of Part E: Computers and Digital Techniques , vol.141 , Issue.1 , pp. 41-47
- Nandi, S.¹ Vai, B.² Chakraborty, S.³ Chaudhuri, P.P.⁴

6
- 84935445461
- H.S. Stone, Discrete Mathematics Structures and Their Applications, Science Research Associates Inc., 1973.

7
- 0025211461
- Efficient Characterisation of Cellular Automata
- (1990) IEE Proceedings of Part E: Computers and Digital Techniques , vol.137 , Issue.1 , pp. 81-87
- Das, A.K.¹ Ganguly, A.² Dasgupta, A.³ Bhawmik, S.⁴ Chaudhuri, P.P.⁵

8
- 84935448311
- Technical Report DCS-105-IR, Department of Computer Science, University of Victoria, Victoria, BC, Canada
- (1990) Table of Linear Hybrid 90/150 Cellular Automata
- Slater, T.¹ Serra, M.²

9
- 84935510860
- K. Cattell and J. C. Muzio, “A Linear Cellular Automata Algorithm: Algorithm Summary,”Proceedings of the 5th Technical Workshop on New Directions for 1C Testing, August 1991.

10
- 0026818726
- Discrete Logarithms: A Parallel Pseudorandom Pattern Generator Analysis Method
- (1992) Journal of Electronic Testing: Theory and Applications , vol.3 , Issue.1 , pp. 17-31
- Bardell, P.H.¹

11
- 0026868290
- Primitive Polynomials of Degree 301 Through 500
- (1992) Journal of Electronic Testing: Theory and Applications , vol.3 , pp. 175-176
- Bardell, P.H.¹

12
- 0026204221
- Determination of Minimal Cost One-Dimensional Linear Hybrid Cellular Automata
- (1991) IEE Electronics Letters , vol.27 , Issue.18 , pp. 1625-1627
- Zhang, S.¹ Miller, D.M.² Muzio, J.C.³

13
- 0029293916
- Minimal Cost One-Dimensional Linear Hybrid Cellular Automata of Degree Through 500
- (1995) Journal of Electronic Testing: Theory and Applications , vol.6 , Issue.2 , pp. 255-258
- Cattell, K.¹ Zhang, S.²

14
- 84935438959
- T.H. Cormen, C.E. Leiserson, and R.L. Rivest, Introduction to Algorithms, The MIT Press, 1990.

15
- 84935426822
- F. Brglez and H. Fujiwara, “A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in FORTRAN.”Proceedings of IEEE Interantional Symposium on Circuits and Systems, 1985, pp. 663–698.

16
- 84935483932
- J.A. Waicukauski, E. Lindbloom, B.K. Rosen, and V.S. Iyengar, “Transition Fault Simulation,”IEEE Design and Test of Computers, April 1987, pp. 32–38.

17
- 84935479544
- G. Tromp and A.J. van de Goor, “Logic Synthesis of 100-Percent Testable Logic Networks,”Proceedings of IEEE International Conference on Computer Design, 1991, pp. 428–431.

18
- 84935479409
- Department of Computer Science, University of Victoria, Victoria, BC, Canada
- (1993) Enhancing Transition Fault Coverage in Built-in Self-Test
- Kadri, F.¹

19
- 0026865605
- AC Strength of a Pattern Generator
- (1992) Journal of Electronic Testing: Theory and Applications , vol.3 , Issue.2 , pp. 119-125
- Savir, J.¹ Berry, R.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.