Performance Analysis of Decision-Directed Maximum-Likelihood Phase Estimators for M-PSK Modulated Signals

IEEE Transactions on Communications

Volumn 43, Issue 12, 1995, Pages 3090-3100

  Gaudenzi, Riccardo De ^a   Garde, Tobias ^a   Vanghi, Vieri ^b,c  

^a EUROPEAN SPACE AGENCY   (Netherlands)

^b GEORGE WASHINGTON UNIVERSITY   (United States)

^c QUALCOMM INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CODES (SYMBOLS); COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER SIMULATION; FEEDBACK; MATHEMATICAL MODELS; PARAMETER ESTIMATION; PERFORMANCE; SIGNAL TO NOISE RATIO; SYNCHRONIZATION; SYSTEM THEORY; WHITE NOISE;

DECISION DIRECTED FEEDBACK; FEEDFORWARD DECISION FEEDBACK; PHASE ESTIMATORS; STEADY STATE JITTER; SYNCHRONIZERS;

PHASE SHIFT KEYING;

EID: 0029485069     PISSN: 00906778     EISSN: None     Source Type: Journal    
DOI: 10.1109/26.477512     Document Type: Article

References (15)

1. C. Heegard, J. A. Heller, and A. J. Viterbi, “A microprocessor-based psk modem for packet transmission over satellite channels,” IEEE Trans. Comm., vol. COM-26 no. 5, pp. 552–564, May 1978.
2. H. C. Osborne, “A generalized ‘polarity-type’ costas loop for tracking MPSK signals,” IEEE Trans. Comm., vol. COM-30, no. 10, pp. 2289–2296, Oct. 1982.
3. R. De Gaudenzi and V. Vanghi, “Analysis of an all-digital maximum liklihood carrier phase and clock timing synchronizer for eight phase-shift keying modulation,” IEEE Trans. Commun. vol. 42, no. 2/3/4, Feb./March/Apr., pp. 773–782, 1994.
4. P. Y. Kam, “Carrier phase recovery for PSK using maximum-likelihood estimation theory,” in Proc. of IEEE Globecom, 1985, pp. 46. 4.1–46.4.4.
5. G. Ascheid, M. Oerder, J. Stahl, and H. Meyr “An All Digital Receiver Architecture for Bandwidth Efficient Transmission at High Data Rates,” IEEE Trans. Comm., vol. 37, no. 8, pp. 804–813, Aug. 1989.
6. F. M. Gardner, “Demodulator reference recovery techniques suited for digital implementation,” ESA/ESTEC Contract no. 6847/86/NL/DG, Final report, Gardner Research Company, Palo Alto, CA, 94301, Aug. 1988.
7. J. G. Proakis Digital Communications, 2nd ed., New York: McGraw-Hill, 1989, pp. 322–326.
8. M. Moeneclaey, G. Ascheid, T. Jesupret, “Digital demodulator synchronisation,” University of Gent (B), CADIS Gmbh (D), SAIT Electronics (B), May 1991, ESA/ESTEC Contract no. 8437/89/NL/DG, Final Report, May, 1991.
9. P. J. Van Gerwen et al., “Microprocessor Implementation of High Speed Data Modems,” IEEE Trans. Comm., vol. COM-25, no. 2, pp. 238–250, Feb. 1977.
10. M. Moeneclaey, “A fundamental lower bound on the performance of practical joint carrier and bit synchronizers,” IEEE Trans. Comm., vol. COM-32, no. 9, pp. 1007–1012, Sept. 1984.
11. M. Moeneclaey, “The asymptotic cycle slip rate for a synchronization loop with arbitrary phase-detector characteristics,” Arch. Elek. Ubertra-gung, Electr. Comm., vol. 39, pp. 72–74, 1985.
12. A. J. Viterbi and A. M. Viterbi, “Nonlinear estimation of PSK-modulated carrier phase with application to burst digital transmission,” IEEE Trans. Inform. Theory, vol. IT-29, no. 4, pp. 543–551, July 1983.
13. P. Y. Kam and C. H. Teh, “Reception of PSK Signals over fading channels via quadrature amplitude estimation,” IEEE Trans. Comm., vol. COM-31, no. 8, pp. 1024–1027, Aug. 1983.
14. M. P. Fitz, “Equivocation in nonlinear digital carrier synchronizers,” IEEE Trans. Comm., vol. COM-39 no. 11, pp. 1672–1682, Nov. 1991.
15. G. Ascheid and H. Meyr, “Cycle slips in phase-locked loops: a tutorial survey,” IEEE Trans. Comm., vol. COM-30, no. 10, pp. 2228–2241, Oct. 1982.