A Rigorous Error Analysis of D/A Conversion with Dynamic Element Matching

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 42, Issue 12, 1995, Pages 763-772

  Galton, Ian ^a   Carbone, Paolo ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF PADOVA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CORRELATION THEORY; ELECTRIC CONVERTERS; ERROR ANALYSIS; HARMONIC GENERATION; NUMERICAL ANALYSIS; PARAMETER ESTIMATION; SIGNAL DISTORTION; WHITE NOISE;

CONVERSION ERROR; DYNAMIC ELEMENT MATCHING; HARMONIC DISTORTION; MATCHING ERROR STATISTICS;

DIGITAL TO ANALOG CONVERSION;

EID: 0029484076     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.476174     Document Type: Article

References (18)

1. M. J. Flanagan, G. A. Zimmerman, “Spur-reduced digital sinusoid synthesis,” IEEE Trans. Commun., to be published.
2. D. system Microwaves & RF, Aug. 1992.
3. J. C. Candy and G. C. Temes, “Oversampling methods for A/D and D/A conversion,” Oversampling Delta-Sigma Data Converters Theory, Design and Simulation. New York: IEEE Press, 1992, pp. 1-25.
4. I. Galton, “Granular ' ‘quantization noise in a class of delta-sigma modulators,” IEEE Trans. Inform. Theory, vol. 40, pp. 848–859, May 1994.
5. K. B. Klaassen, “Digitally controlled absolute voltage division,” IEEE Trans. Instrum. Meas., vol. IM-24, pp. 106–112, June 1975.
6. R. J. van de Plassche, “Dynamic element matching for high-accuracy monolithic D/A converters,” IEEE J. Solid-State Circuits, vol. SC-11, pp. 795–800, Dec. 1976.
7. R. J. van de D. “A converter,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 552–556, June 1979.
8. L. R. Carley, “A noise shaping coder topology for 15+ bits converters,” IEEE J. Solid-State Circuits, vol. 24, pp. 267–273, Apr. 1989.
9. L. R. Carley and J. Kenney, “A 16-bit 4th order noise-shaping D/A converter,” in IEEE Proc. CICC, 1988, pp. 21.7.1-21.7.4.
10. R. van de Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters. Boston, MA: Kluwer Academic, 1994.
11. R. T. Leighton, An Introduction to Parallel Algorithms and Architectures: Arrays Trees Hypercubes. San Mateo, CA: Morgan Kaufmann, 1992.
12. B. J. Hosticka, “Improvement of the gain of MOS Amplifiers,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 1111–1114, Dec. 1979.
13. J. B. Shyu, G. C. Temes, and F. Krummenacher, “Random error effects in matched MOS capacitors and current sources,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 948–955, Dec. 1984.
14. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, “Matching properties of MOS transistors,” IEEE J. Solid-State Circuits, vol. 24, pp. 1433–1440, Oct. 1989.
15. R. M. Gray, T. G. Stockham Jr., “Dithered quantizers,” IEEE Trans. Inform. Theory, vol. 39, pp. 805–812, May 1993.
16. A. R. Discrete-Time Englewood Cliff’s, NJ: Prentice-Hall, 1989.
17. W. Feller, An Introduction to Probability Theory and Its Applications, Vol. I, 3rd ed. New York: Wiley, 1950.
18. L. Ljung, System Identification: Theory for the User. Englewood Cliffs, NJ: Prentice-Hall, 1987.