Design Considerations on Low-Voltage Low-Power Data Converters

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 42, Issue 11, 1995, Pages 853-863

  Maloberti, Franco ^a   Francesconi, Fabrizio ^a   Malcovati, Piero ^b   Nys, Olivier J A P ^c  

^a UNIVERSITY OF PAVIA   (Italy)

^b ETH ZURICH   (Switzerland)

^c CSEM   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; CONSTRAINT THEORY; DIGITAL CIRCUITS; ENERGY UTILIZATION; INTEGRATED CIRCUIT LAYOUT; INTERFACES (COMPUTER); LEAKAGE CURRENTS; MOSFET DEVICES; NYQUIST DIAGRAMS; OPTIMIZATION; SENSORS; SIGNAL TO NOISE RATIO;

CHANNEL DOPING; NYQUIST RATE DATA CONVERTERS; RAIL TO RAIL OPERATION; SIGMA DELTA TECHNIQUE;

ANALOG TO DIGITAL CONVERSION;

EID: 0029407262     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.477196     Document Type: Article

References (35)

1. M. Degrauwe, J. Rijmenants, and E. Vittoz, “Adaptive biasing CMOS amplifiers,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 522–528, Apr. 1982.
2. G. Caiulo, P. Malcovati, C. Bona, and F. Maloberti, “Novel circuit solutions for rail-to-rail CMOS buffer,” in Proc. ISCAS ‘95, Seattle, WA, May 1995, pp. 1980–1983.
3. J. H. Botma, R. J. Wiegerink, S. L. J. Gierkink, and R. F. Wassenaar, “Rail-to-rail constant—Gm input stage and class AB output stage for low-voltage CMOS opAmps,” Analog Integ. Circuits Signal Process., vol. 6, pp. 121–133, Sept. 1994.
4. K. Nagaraj, “Large-swing CMOS buffer amplifier,” IEEE J. Solid-State Circuits, vol. 24, pp. 181–183, Feb. 1989.
5. Apr. [5] M. D. Pardoen and M. Degrauwe, “A rail-to-rail input/output CMOS power amplifier,” IEEE J. Solid-State Circuits, vol. 25, pp. 501–504, 1990.
6. F. Misltlberger and R. Koch, “Class-AB high-swing CMOS power amplifier,” IEEE J. Solid-State Circuits, vol. 27, pp. 1916–1926, Dec. 1992.
7. T. F. Fiez et al., “A family of high-swing CMOS operational amplifiers,” IEEE J. Solid-State Circuits, vol. 24, pp. 1683–1687, Dec. 1989.
8. J. A. Fisher, “A high-performance CMOS power amplifier,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1200–1207, Dec. 1985.
9. J. F. Duque Carrillo, R. Perez-Aloe, J. M. Valverde, and A. Morrillo, “A family of bias circuit for high input swing CMOS operational amplifiers,” in Proc. ISCAS ’92, San Diego, CA, May 1992, pp. 3021–3024.
10. E. Vittoz and J. Fellrath, “CMOS analog integrated circuits based on weak inversion operation,” IEEE J. Solid-State Circuits, vol. SC-12, pp. 224–231, June 1977.
11. C.Y. Wu, W.S. Weiy, and T.C. Yu, “A 1.5 V CMOS balanced differential switched-capacitor filter with internal clock boosters,” in Proc. ISCAS ’95, Seattle, WA, May 1995, pp. 1025–1028.
12. M. Steyaert, J. Crols, and S. Gogaert, “Switched opamp, a technique for realizing full CMOS switched-capacitor filters at very low voltages,” in Proc. ESSCIRC ‘93, Sevilla, Spain, Sept. 1993, pp. 178–181.
13. P. Malcovati, U. Gatti, F. Maloberti, and H. Baltes, “Design of analog blocks for low-voltage switched systems,” in Proc. MWSCAS ‘94, Lafayette, LA, Aug. 1994, pp. 93–96.
14. D. 1994. Macq and P. G. A. Jespers, “A 10-bit pipelined switched-current A/D converter,” IEEE J. Solid-State Circuits, vol. 29, pp. 509–515, Apr.
15. K. Kusumoto et al., “A 10 b 20 MHz 30 mW pipelined interpolating CMOS ADC,” in ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 1993, pp. 62–63.
16. K. Tsuji et al., “A CMOS 20 MHz 8 bit 50 mW ADC for mixed analog/digital ASIC’s,” in Proc. CICC, May 1991, pp. 26.3.1-26.3.4.
17. M. Yotsuyanagi et al., “A 12 bit 5 µsec CMOS recursive ADC with 25 mW power consumption,” in Proc. CICC, May 1989, pp. 6.4.1-6.4.4.
18. M. Kasahara et al., “A CMOS 9 bit 25 MHz 100 mW ADC for mixed analog/digital LSI’s,” in Proc. CICC, May 1991, pp. 26.7.1-26.7.4.
19. V. Valencic et al., “1-M sample/sec 12-bit low-power converter” in Proc. ISCAS ‘90, New Orleans, LA, May 1990, pp. 1360–1363.
20. J. L. McCreary et al., “All-MOS charge redistribution analog-to-digital conversion techniques-Part I,” IEEE J. Solid-State Circuits, vol. SC-10, 371–379, Dec. 1975.
21. V. Valence, “Low-power CMOS A/D converters,” in Proc. Advanced Analog Digital Design, Leuven, Belgium, 1992.
22. J. W. Yang et al., “High-resolution low-power CMOS D/A converter,” in Proc. ISCAS ’88, Helsinki, Finland, May 1988, pp. 2821–2824.
23. H. W. Singor et al., “A low-power high-speed 10-bit CMOS-compatible D/A converter,” in Proc. ISCAS ‘90, New Orleans, LA, May 1990, pp. 311–314.
24. P. J. Crawley and G. W. Roberts, “High-swing MOS current mirror with arbitrarily high output resistance,” Electron. Lett., vol. 28, pp. 361–363, 1992.
25. O. Nys and E. Dijkstra, “Low power oversampled A/D converters,” in Proc. ECCTD 93, Davos, Switzerland, Aug.Sept. 1993, pp. 1595—1600.
26. J. C. Candy and G. C. Temes, Oversampling Delta-Sigma Data Converters: Theory, Design and Simulation. Piscataway, NJ: IEEE Press, 1991.
27. R. Carley, “A noise-shaping coder topology for 15+ bit converters,” IEEE J. Solid-State Circuits, vol. 24, pp. 267–273, Apr. 1989.
28. Y. Sakina, “Multibit SD analog-to-digital converters with nonlinearity correction using dynamic barrel shifting,” Univ. of California, Berkeley, Memo. UCB/ERL M93/63, July 1993.
29. B. H. Leung and S. Sutarja, “Multibit Σ—Δ A/D converter incorporating a novel class of dynamic element matching techniques,” IEEE Trans. Circuits Syst. II, vol. 39, pp. 35–51, Jan. 1992.
30. A. Maloberti, “Convertitore digitale analogico sigma-delta multilivello con matching dinamico degli elementi,” Test di Laurea, Universita degli Studi di Pavia, 1991.
31. E. Vittoz, “The design of high-performance analog circuits on digital CMOS chips,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 657–665, June 1985.
32. A. G. F. Dingwall and V. Zazzu, “An 8-MHz CMOS subranging 8-bit A/D converter,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1138–1143, Dec. 1985.
33. S. Sutarja and P. R. Gray, “A pipelined 13-b, 250-ks/s, 5 V analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. 23, pp. 1316–1323, Dec. 1988.
34. H. S. Lee, “A 12-b, 600-ks/s digitally self-calibrated pipelined algorithmic ADC,” IEEE J. Solid-State Circuits, vol. 29, pp. 967–971, Aug. 1994.
35. T. Ritoniemi et al., “A stereo 97 dB SNR audio sigma-delta ADC,” in ISSCC Dig. Tech. Papers, Feb. 1994, San Francisco, CA, pp. 198–199.