Low-power low-voltage vlsi operational amplifier cells

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 42, Issue 11, 1995, Pages 841-852

  Huijsing, Johan H ^a   Hogervorst, Ron ^a   Langen, Klaas Jan de ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; ELECTRIC BREAKDOWN; ELECTRIC CURRENTS; ENERGY UTILIZATION; GATES (TRANSISTOR); POWER ELECTRONICS; TRANSCONDUCTANCE; TRANSISTORS; VLSI CIRCUITS;

COMMON MODE INPUT VOLTAGE RANGE; CURRENT MIRROR; MULTIPATH HYBRID NESTED MILLER; MULTIPATH NESTED MILLER; PARALLEL MILLER; VLSI OPERATIONAL AMPLIFIER CELLS; VOLTAGE BUFFER AMPLIFIER;

OPERATIONAL AMPLIFIERS;

EID: 0029405111     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.477183     Document Type: Article

References (19)

1. J. H. Huijsing and R. J. V. D. Plassche, “Differential amplifier with rail-to-rail input capability and controlled transconductance,” U.S. Patent 4 555 673, Nov. 1985.
2. J. H. Huijsing and D. Linebarger, “Low-voltage operational amplifier with rail-to-rail input and output ranges,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1144—1150, Dec. 1985.
3. R. Hogervorst, R. J. Wiegerink, P. A. L. de Jong, J. Fonderie, R. F. Wassenaar, J. H. Huijsing, “CMOS low-voltage operational amplifiers with constant gm rail-to-rail input stage,” in Proc. IEEE Int. Symp. Circuits Syst., May 1992, pp. 2876–2879.
4. J. Fonderie, M. M. Maris, E. J. Schnitger, and J. H. Huijsing, “1-V operational amplifier with rail-to-rail input and output ranges,” IEEE IEEE J. Solid-State Circuits, vol. SC-24, pp. 1551–1559, Dec. 1984.
5. E. Seevinck, W. de Jager, and P. Buitendijk, “A low-distortion output stage with improved stability for monolithic power amplifiers,” IEEE J. Solid-State Circuits, vol. 23, pp. 794–801, June 1988.
6. D. M. Monticelli, “A quad CMOS single-supply Opamp with rail-to-rail output swing,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 1026–1034, Dec. 1986.
7. E. Sackinger and W. Guggenbuhl, “A high-swing, high-impedance MOS cascode circuit,” IEEE J. Solid-State Circuits, vol. 25, pp. 289–298, Feb. 1990.
8. K. Bult and G. J. G. M. Geelen, “A fast-settling CMOS op amp for SC circuits with 90-dB DC gain,” IEEE J. Solid-State Circuits, vol. 25, pp. 1379–1384, Dec. 1990.
9. J. Lloyd and H.S. Lee, “A CMOS op amp with fully-differential gain-enhancement,” IEEE Trans. Circuits Syst. II, vol. 41, pp. 241–243, Mar. 1994.
10. G. Nebel, U. Kleine, and H. J. Pfleiderer, “Large bandwidth BiCMOS operational amplifiers for SC-video-applications,” in Proc. ISCAS, 1994, pp. 5.85-5.88.
11. E. M. Cherry and D. E. Hooper, Amplifying Devices and Low Pass Amplifier Design. New York: Wiley, 1988, pp. 690–701.
12. W.C. S. Wu et al., “Digital-compatible high performance operational amplifier with rail-to-rail input and output ranges,” IEEE J. Solid-State Circuits, vol. 29, pp. Jan. 1994.
13. R. Hogervorst, J. P. Tero, R. G. H. Eschauzier, and J. H. Huijsing, “A compact power-efficient rail-to-rail input/output operational amplifier for VLSI cell libraries,” IEEE J. Solid-State Circuits, vol. 29, pp. 1505–1513, Dec. 1994.
14. J. H. Huijsing, “Multi stage amplifier with capacitive nesting for frequency compensation,” U.S. Patent 602234, filed Apr. 1984.
15. R. G. H. Eschauzier, L. P. T. Kerklaan, and J. H. Huijsing, “A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure,” IEEE J. Solid-State Circuits, vol. 27, pp. 1709–1717, Dec. 1992.
16. J. H. Huijsing and J. Fonderie, “Multi stage amplifier with capacitive nesting and multi-path-driven forward feeding for frequency compensation” U.S. Patent 654.855, filed Feb. 1991.
17. R. G. H. Eschauzier, R. Hogervorst, and J. H. Huijsing, “A programmable 1.5 V CMOS class-AB amplifier with hybrid nested Miller compensation for 120 dB gain and 6 MHz UGF,’’ IEEE J. Solid-State Circuits, vol. 29, pp. 1497–1504, Dec. 1994.
18. R. G. H. Eschauzier and J. H. Huijsing, “Multistage amplifier with hybrid nested Miller compensation,” U.S. Patent 93201779.1, filed June 1993.
19. “Amplifier arrangement with multipath Miller zero cancellation,” U.S. Patent 08/197 529, filed Feb. 1994.