Low-Voltage Circuits Building Blocks Using Multiple-Input Floating-Gate Transistors

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 42, Issue 11, 1995, Pages 971-974

  Ramlrez Angulo, J ^a   Choi, S C ^a   Gonzalez Altamirano G ^a  

^a NEW MEXICO STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); CMOS INTEGRATED CIRCUITS; ELECTRIC PROPERTIES; GATES (TRANSISTOR); INTEGRATED CIRCUIT LAYOUT; WAVEFORM ANALYSIS;

BICMOS OPERATIONAL AMPLIFIER; LOW VOLTAGE CIRCUITS; MULTIPLE INPUT FLOATING GATE TRANSISTORS;

LINEAR INTEGRATED CIRCUITS;

EID: 0029404244     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.477210     Document Type: Article

References (8)

1. T. Shibata and T. Ohmi, “A functional MOS transistor featuring gate-level weighted sum and threshold operations,” IEEE Trans. Electron Devices, vol. 39, pp. 1444–1455, June 1992.
2. K. Yang and A. G. Andreou, “Multiple input floating gate MOS differential amplifiers and applications of analog computation,” in Proc. ISCAS 1992, San Diego, CA, May 10–13, 1992, pp. 1212–1216.
3. B. W. Lee, B. J. Sheu, and H. Yang, “Analog floating gate-synapses for general purpose VLSI neural computation,” IEEE Trans. Circuits Syst., vol. 38, pp. 654–657, June 1991.
4. A. Thomsen and M. Brooke, “A floating gate MOSFET with tunneling injector fabricated using a standard double polysilicon CMOS process,” IEEE Electron Device Lett., vol. 12, pp. 111–113, Mar. 1991.
5. W. Gao and M. Snelgrove, “Floating gate charge sharing: A novel circuit for analog trimming,” in Proc. ISCAS 1994, London, UK, May 30/June 2, 1994, pp. 315–318.
6. M. Lanzoni, L. Briozzo, and B. Ricco, “A novel aproach to controlled programming of tunnel-based floating gate MOSFETs,” IEEE J. Solid State Circuits, vol. 29, pp. 147–150, Feb. 1994.
7. E. Sackmger and W. Guggenbuhl, “An analog trimming circuit based on a floating gate,” IEEE J. Solid State Circuits, vol. 23, pp. 1437—1440, Dec. 1988.
8. J. Ramirez-Angulo, S. C. Choi, and G. Gonzalez-Altamirano, “Low supply voltage OTA architectures using floating gate transistors,” in 38th Midwest Symp. Circts. and Syst., Rio de Janeiro, Brazil, Aug. 13–16, 1995.