Low-Voltage Analog Filters

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 42, Issue 11, 1995, Pages 827-840

  Castello, Rinaldo ^a   Montecchi, Federico ^a   Rezzi, Francesco ^a   Baschirotto, Andrea ^a  

^a UNIVERSITY OF PAVIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CAPACITORS; CMOS INTEGRATED CIRCUITS; DIGITAL CIRCUITS; DIGITAL SIGNAL PROCESSING; DIGITAL TO ANALOG CONVERSION; ELECTRIC NETWORK SYNTHESIS; FREQUENCIES; LEAST SQUARES APPROXIMATIONS; SIGNAL TO NOISE RATIO; SWITCHING NETWORKS;

FILTER POLE FREQUENCY; LOW VOLTAGE ANALOG FILTERS; LOW VOLTAGE PERIPHERAL ANALOG BLOCKS; SUPPLY VOLTAGE SCALING FACTOR; SWITCHED CAPACITOR;

ELECTRIC FILTERS;

EID: 0029404110     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.477181     Document Type: Article

References (51)

1. A. Matsuzawa, “Low-voltage and low-power circuit design for mixed analog/digital systems in portable equipment,” IEEE J. Solid-State Circuits, vol. 29, pp. 470–480, Apr. 1994.
2. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, “Low power CMOS digital design” IEEE J. Solid-State Circuits, vol. 27, pp. 473–484, Apr. 1992.
3. T. B. Cho and P. R. Gray, “A 10 b, 20 Msample/s, 35 mW pipeline A/D converter,” IEEE J. Solid-State Circuits, vol. 30, pp. 166–172, Mar. 1995.
4. R. Castello and P. R. Gray “Performance limitation in switched-capacitor filters” IEEE Trans. Circuits Syst., vol. CAS-32, pp. 865–876, Sept. 1985.
5. G. Groenewold, “Optimal dynamic range integrators,” IEEE Trans. Circuits Syst. I, vol. 39, pp. 614—627, Aug. 1992.
6. T. B. Cho, D. W. Cline, C. S. G. Conroy, and P. R. Gray, “Design considerations for low-power, high-speed CMOS analog/digital converters” in IEEE 1994 Symp. Low Power Electron., pp. 8.1-8.4.
7. Y. Matsuya and J. Tamada, “1 V power supply, low-power consumption A/D conversion technique with swing-suppression noise shaping,” IEEE J. Solid-State Circuits, vol. 29, pp. 1524–1530, Dec. 1994.
8. R. Castello, A. G. Grassi, and S. Donati, “A 500 nA sixth-order bandpass SC filter,” IEEE J. Solid-State Circuits, vol. 25, pp. 669–676, June 1990.
9. F. Callias, F. H. Salchli, and D. Girard, “A set of four IC’s in CMOS technology for a programmable hearing aid,” IEEE J. Solid-State Circuits, vol. 24, pp. 301–312, Apr. 1989.
10. T. Adachi, A. Ishikawa, A. Barlow, and K. Takasuda, “A 1.4 V switched-capacitor filter,” in IEEE 1990 Custom 1C Conf., pp. 8.2.1-8.2.4.
11. J. M. Khoury, “Design of a 15 MHz CMOS continuous-time filter with on-chip tuning,” IEEE J. Solid-State Circuits, vol. 26, pp. 1988–1997, Dec. 1991.
12. D. Choi et al., “An analog front-end signal processor for a 64 Mb/s PRML hard-disk drive channel,” IEEE J. Solid-State Circuits, vol. 29, pp. 1596–1605, Mar. 1994.
13. W. C. Black, D. J. Allstot, and R. A. Reed, “A high-performance low-power CMOS channel filter,” IEEE J. Solid-State Circuits, vol. SC-15, pp. 929–938, Dec. 1980.
14. K.L. Lee and R. G. Meyer, “Low-distortion switched-capacitor filter design techniques,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1103–1113, Dec. 1985.
15. R. H. Zele and D. J. Allstot, “Low-voltage fully differential switched-current filters,” IEEE J. Solid-State Circuits, vol. 29, pp. 203–209, Mar. 1994.
16. R. Castello and L. Tomasini, “A 1.5 V high-performance switched-capacitor filters in BiCMOS technology,” IEEE J. Solid-State Circuits, vol. 26, pp. 930–936, July 1991.
17. Y. P. Tsividis, V. Gopinathan, and L. Toth, “Companding in signal processing,” IEE Electron. Lett., vol. 26, no. 17, Aug. 1990.
18. E. Seevinck, “Companding current-mode integrator: a new circuit principle for continuous-time monolithic filters,” IEE Electron. Lett., vol. 26, no. 24, Nov. 1990.
19. J. O. Voorman, W. H. A. Bruls, and P. J. Barth, “Integration of analog filters in a bipolar process” IEEE J. Solid-State Circuits, vol. SC-17, pp. 713–722, 1982.
20. M. Zuffada et al., “A single-chip 9–32 MHz Mb/s Read/Write channel for disk drive applications,” IEEE J. Solid-State Circuits, vol. 30, pp. 650–659, Feb. 1992.
21. B. Nauta, “A CMOS transconductance-C filter technique for very high frequencies,” IEEE J. Solid-State Circuits, vol. 27, pp. 142–153, Feb. 1992.
22. J. L. Pennock, “CMOS triode transconductor for continuous time active integrated filters,” IEE Electron. Lett., vol. 21, pp. 817–818, 1985.
23. R. Alini, A. Baschirotto, and R. Castello, “Tunable BiCMOS continuous-time filter for high-frequency applications,” IEEE J. Solid-State Circuits, vol. 27, pp. 1905–1915, Dec. 1992.
24. P. Wu, R. Schaumann, and S. Szczepansky, “A CMOS OTA with improved linearity based on current addition,” in 1990 IEEE Int. Symp. Circuits Syst., vol. 3, pp. 2296–2300.
25. Y. Tsividis, M. Banu, and J. Khoury, “Continuous-time MOSFET-C filters in VLSI,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 15–30, Feb. 1986.
26. R. Castello and L. Tomasini, “A BiCMOS speech circuit with only two external components,” IEEE J. Solid-State Circuits, vol. 28, pp. 770–777, July 1991.
27. D. Wayne et al., “A single-chip hearing aid with one volt switched-capacitor filters,” in IEEE 1992 Custom 1C Conf., pp. 7.5.1-7.5.4.
28. J. Crols and M. Steyaert, “Switched-opamp: An approach to realize full CMOS switched-capacitor circuits at very low power supply voltages,” IEEE J. Solid-State Circuits, vol. 29, pp. 936–942, Aug. 1994.
29. Y. Nakagone et al., “An experimental 1.5 V 64 Mb DRAM” IEEE J. Solid-State Circuits, vol. 26, pp. 465–472, Apr. 1992.
30. E. Dijkstra, O. Nys, and E. Blumenkrantz, “Low power oversampled A/D converters,” in Proc. Workshop Advances in Analog Circuits Design (AACD), Eindhoven, The Netherlands, 1994.
31. J. F. Dickson, “On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique,” IEEE J. Solid-State Circuits, vol. SC-11, pp. 374–378, June 1976.
32. F. Krummenacher, H. Pinier, and A. Guillaume, “Higher sampling frequency in SC circuits by on-chip clock voltage multiplier” in 1983 Euro. Solid-State Circuits Conf., pp. 123–126.
33. A. Baschirotto, R. Castello, and F. Montecchi, “Design strategy for low-voltage SC circuits,” IEE Electron. Lett., vol. 30, pp. 378–379, Mar. 1994.
34. M. D. Pardoen and M. G. Degrauwe, “A rail-to-rail input-output CMOS power amplifier,” IEEE J. Solid-State Circuits, vol. 25, pp. 501–504, Apr. 1990.
35. A. Baschirotto, F. Montecchi, and R. Castello, “A 150 Ms/s 20 mW BiCMOS switched-capacitor biquad using precise gain opamps,” in 1995 IEEE Int. Solid-State Circuits Conf (ISSCC ’95), San Francisco, CA, Feb. 1995, pp. 212–213.
36. R. G. Yamasaki, T. Pan, M. Palmer, and D. Browning, “A 72 Ms/s PRML disk-drive channel chip with an analog sampled-data signal processor,” in 1994 IEEE Int. Solid-State Circuits Conf (ISSCC ’94), San Francisco, CA, Feb. 1994, pp. 278–279.
37. G. Nicollini, F. Moretti, and M. Conti, “High-frequency fully-differential filter using operational amplifiers without commo-mode feedback” IEEE J. Solid-State Circuits, vol. 24, pp. 803–813, June 1989.
38. A. Baschirotto, R. Castello, and F. Montecchi, “Exact design of high-frequency SC circuits using low-gain opamps,” in IEEE Int. Symp. Circuits Syst. (ISCAS’93), Chicago, IL, 1993, pp. 1014–1017.
39. A. Baschirotto, R. Alini, and R. Castello, “BiCMOS operational amplifier with precise and stable dc-gain for high-frequeny switched-capacitor filters,” IEE Electron. Lett., vol. 27, no. 15, pp. 1338–1340, July 1991.
40. Y. P. Tsividis and J. O. Voorman, Integrated Continuous Time Filters. New York: IEEE Press, 1993.
41. J. O. Voorman, Continuous Time Analog Integrated Filters in Y. P. Tsividis and J. O. Voorman, Integrated Continuous Time Filters. New York: IEEE Press, 1993.
42. T. Aray, M. Koyama, H. Tanimoto, and Y. Toshida, “A 2.5 V active lowpass filter using all-npn gain cells with 1Vpp linear input range” in 1993 ISSCC Dig. Tech. Paper, pp. 112–113.
43. H. Tanimoto, M. Koyama, and Y. Yoshida, “Realization of 1 V active filter using a linearization technique employing plurality of emitter coupled pairs,” IEEE J. Solid-State Circuits, vol. 26, pp. 937–945, July 1991.
44. F. Rezzi, V. Pisati, R. Castello, and R. Alini, “Novel linearization circuit for BiCMOS transconductors used in high frequency OTA-C filters,” in IEEE Int. Symp. Circuits Syst. 93, vol. 2, pp. 1132–1135.
45. F. Rezzi, A. Baschirotto, and R. Castello, “A 3 V pseudo-differential transconductor with intrinsic rejection of the common-mode input signal,” in IEEE Midwest Symp. Circuits Syst. ’94, Lafayette, LA, 1994.
46. J. O. Voorman, A. V. Bezooijen, and N. Ramalho, On Balanced Integrator Filters, in Y. P. Tsividis and J. O. Voorman, Integrated Continuous Time Filters. New York: IEEE Press, 1993.
47. F. Rezzi, A. Baschirotto, and R. Castello, “Low-voltage balanced transconductor with high input common-mode rejection,” IEE Electron. Lett., vol. 30, no. 20, pp. 1669–1671, Sept. 1994.
48. “Design of high-frequency BiCMOS continuous-time filters with low-output impedance transconductors,” in IEEE Int. Symp. Circuits Syst. ’94.
49. G. Nicollini, A. Nagari, P. Confalonieri, and C. Crippa, “A -80 dB THD, 4Vpp switched-capacitor filter for 1.5 V battery operated systems” in Euro. Solid-State Circuits Conf (ESSC1RC) 1994, pp. 104–107.
50. S. S. Lee, R. H. Zele, D. J. Allstot, and G. Liang, “A continuous-time current-mode integrator” IEEE Trans. Circuits Syst., vol. 30, pp. 1236–1238, Oct. 1991.
51. J. Ramirez-Angulo, M. Robinson, and E. Sanchez-Sinencio, “Current-mode continuous-time filters: Two design approaches,” IEEE Trans. Circuits Syst. II, vol. 39, pp. 337–341, June 1992.