A Submicron DC MOSFET Model for Simulation of Analog Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 14, Issue 10, 1995, Pages 1193-1207

  Chatterjee, Amitava ^a   Machala, Charles F ^a   Yang, Ping ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; CURRENT VOLTAGE CHARACTERISTICS; ELECTRIC CURRENTS; ELECTRIC INVERTERS; MATHEMATICAL MODELS; MODULATION; OPERATIONAL AMPLIFIERS; TRANSCONDUCTANCE;

ANALOG CIRCUIT SIMULATION; CHANNEL LENGTH MODULATION; DRAIN CURRENT; DRAIN CURRENT CHARACTERISTICS; DRAIN VOLTAGE; FINITE DRAIN CONDUCTANCE; ONE DIMENSIONAL APPROXIMATION; POISSON EQUATION; TWO DIMENSIONAL ELECTRIC FIELDS;

MOSFET DEVICES;

EID: 0029393093     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.466336     Document Type: Article

References (29)

1. Y. Tsividis and G. Masetti, “Problems in precision modeling of the MOS transistor for analog applications,” IEEE Trans. Computer-Aided Design, vol. CAD-3, pp. 72–79, 1984.
2. Y. Tsividis and K. Suyama, “MOSFET modeling for analog circuit CAD: Problems and prospects,” in Proc. IEEE 1993 Custom Integrated Circuits Conf., 1993, p. 14. 1.1–14.1.6.
3. S.-W. Lee and R. C. Rennick, “A Compact IGFET model—ASIM,” IEEE Trans. Computer-Aided Design, vol. 7, no. 9, pp. 952–975, 1988.
4. M.-C. Jeng, P. K. Ko, and C. Hu, “A deep sub-micrometer MOSFET model for analog/digital circuit simulations,” in IEEE 1EDM Tech. Dig., 1988, pp. 112–117.
5. M. El. Banna and M. El. Nokali, “A simple analytical model for hot-carrier MOSFETs,” IEEE Trans. Electron Devices, vol. 36, no. 5, pp. 979–986, 1989.
6. H. W. Chow, W. S. Feng, and J. Kuo, “An improved analytical short-channel MOSFET model valid in all regions of operation for analog/digital circuit simulation,” IEEE Trans. Computer-Aided Design, vol. 11, no. 12, pp. 1522–1528, 1992.
7. J. A. Power and W. A. Lane, “An enhanced SPICE MOSFET model suitable for analog applications,” IEEE Trans. Computer-Aided Design, vol. 11, no. 11, pp. 1418–1425, 1992.
8. Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987, pp. 169–216.
9. S. R. Hofstein and F. P. Heinman, “The silicon insulated gate field effect transistor,” Proc. IEEE, vol. 51, no. 9, pp. 1190–1202, 1963.
10. C. Goldberg, “Pinch off in insulated gate field effect transistors,” Proc. IEEE, vol. 52, no. 4, pp. 414–415, 1964.
11. S. R. Hofstein and G. Warfield, “Carrier mobility and current saturation in the MOS transistor,” IEEE Trans. Electron Devices, vol. ED-12, no. 3, pp. 129–138, 1965.
12. V. G. K. Reddi and C. T. Sah, “Source to drain resistance beyond pinchoff in MOST,” IEEE Trans. Electron Devices, vol. ED-12, no. 3, pp. 139–141, 1965.
13. D. Frohman-Bentchkowsky and A. S. Grove, “Conductance of MOS transistors in saturation,” IEEE Trans. Electron Devices, vol. ED-16, no. 1, pp. 108–112, 1969.
14. T. Poorter and J. H. Satter, “A DC model for an MOS transistor in the saturation region,” Solid-State Electron., vol. 23, no. 7, pp. 765–772, 1980.
15. A. Chatterjee, C. F. Machala-III, and P. Yang, “A submicron MOSFET model for simulation of analog circuits,” in ICCAD Proc., 1988, pp. 120–123.
16. B. J. Sheu, D. L. Scharfetter, P. K. Ko, and M. C. Jeng, “BSIM: Berkeley short-channel IGFET model for MOS transistors,” IEEE J. Solid-State Circuits, vol. SC-22, no. 4, pp. 558–566, 1987.
17. P. Yang and P. K. Chatterjee, “Spice modeling for small geometry MOSFET circuits,” IEEE Trans. Computer-Aided Design, vol. CAD-1, no. 4, pp. 169–182, 1982.
18. G. Merckel, J. Borel, and N. F. Cupcea, “An accurate large signal MOS transistor model for use in CAD,” IEEE Trans. Electron Devices, vol. ED-19, pp. 681, 1972.
19. J. E. Schroeder and R. S. Muller, “IGFET analysis through numerical solution of Poisson's equation,” IEEE Trans. Electron Devices, vol. ED-15, no. 12, pp. 954–961, 1968.
20. T. Sakurai, K. Nogami, M. Kakumu, and T. Iizuka, “Hot-carrier generation in submicrometer VLSI environment,” IEEE J. Solid-State Circuits, vol. SC-21, no. 1, pp. 187–192, 1986.
21. S. Aur, D. E. Hocevar, and P. Yang, “HOTRON—A circuit hot electron effect simulator,” in Proc. 1987 ICCAD, 1987, pp. 256–259.
22. F. M. Klaassen, “MOS device modeling,” in Design of VLSI Circuits for Telecommunications, Y. Tsividis and P. Antognetti, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1985.
23. M. H. White, F. Van de Wiele, and J. P. Lambot, “High accuracy MOS models for computer-aided design,” IEEE Trans. Electron Devices, vol. ED-27, no. 5, pp. 899–906, 1980. Also in Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987, pp. 141–148.
24. C. G. Sodini, P.-K. Ko, and J. L. Moll, “The effect of high fields on MOS device and circuit performance,” IEEE Trans. Electron Devices, vol. ED-31, no. 10, pp. 1386–1393, 1984.
25. G. Baum and H. Beneking, “Drift velocity saturation in MOS transistors,” IEEE Trans. Electron Devices, vol. ED-17, no. 6, pp. 481–482, 1970.
26. S. G. Lee, S. Y. Oh, and G. Fuller, “A simple and accurate method to measure the threshold voltage of an enhancement-mode MOSFET,” IEEE Trans. Electron Devices, vol. ED-29, no. 2, pp. 346–348, 1982.
27. L. D. Yau, “A simple theory to predict the threshold voltage of short channel IGFETs,” Solid-State Electron., vol. 17, no. 10, pp. 1059–1063, 1974.
28. K. N. Ratnakumar and J. D. Meindl, “Short-channel MOST threshold voltage model,” IEEE J. Solid-State Circuits, vol. SC-17, no. 5, pp. 937–947, 1982.
29. H. C. Pao and C. T. Sah, “Efects of diffusion current on characteristics of metal-oxide semiconductor transistors.” Solid-State Electron., vol. 9, no. 10, pp. 927–937, 1966.