A Performance Analysis of Pulse Stream Neural and Fuzzy Computing Systems

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 42, Issue 10, 1995, Pages 642-660

  Reyneri, Leonardo M ^a  

^a UNIVERSITY OF PISA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CALCULATIONS; COMPUTER HARDWARE; MATRIX ALGEBRA; MODULATION; MULTIPLEXING; PERFORMANCE; RESPONSE TIME (COMPUTER SYSTEMS); VECTORS;

ARTIFICIAL NEURAL SYSTEMS; DIGITAL COMPUTING SYSTEMS; FUZZY COMPUTING SYSTEMS; PULSE STREAM MODULATIONS; SOFTWARE SIMULATORS;

NEURAL NETWORKS;

EID: 0029389703     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.471393     Document Type: Article

References (54)

1. A. F. Murray, D. Del Corso, and L. Tarassenko, “Pulse-stream VLSI neural networks mixing analog and digital techniques,” IEEE Trans. Neural Networks, vol. 2, pp. 193-204, Mar. 1991.
2. A. F. Murray and A. V. W. Smith, “Asynchronous arithmetic for VLSI neural systems,” Electron. Lett., vol. 23, pp. 642-643, June 1987.
3. “Asynchronous VLSI Neural networks using pulse stream arithmetic,” IEEE J. Solid- State Circuits, vol. 23, pp. 688-697, June 1988.
4. Neural Semiconductors, “NS3232 data sheet.”
5. A. Murray, “Pulse arithmetic in VLSI neural network,” IEEE MICRO, vol. 9, pp. 64-74, Dec. 1989.
6. D. Del Corso, F. Gregoretti, and L.M. Reyneri, “Mixed analog/digital basic cells for artificial neural systems using pulse rate and width modulations,” in Parallel Architectures and Neural Networks. New York: World Scientific, Apr. 1988, pp. 279-287.
7. D. Del Corso, F. Gregoretti, C. Pellegrini, and L. M. Reyneri, “An artificial neural network based on multiplexed pulse stream,” in Proc. 1st Int. Workshop Microelectron. Neural Networks, Dortmund, June 1990, pp. 28-39.
8. J. Tomberg, T. neural network implementation based on pulse density modulation,” Custom Integral Circuits Conf., San Diego, CA, May 1989.
9. IEEE Computer, Mar. 1988.
10. L. M. Reyneri, “Procedimento e Dispositivo per la Moltiplicazione di Segnali, particolarmente per Sinapsi di Reti Neuronali,” Patent 67315-A/90 (I), Apr. 27, 1990.
11. L. M. Reyneri and M. Sartori, “A neural vector matrix multiplier using pulse width modulation techniques,” in Proc. 2 Int. Conf. Microelectron. Neural Networks, Munich, Germany, Oct. 1991, pp. 269-272.
12. M. Verleysen and P. Jespers, “Analog VLSI synapse matrix with enhanced stochastic computations,” in Lecture Notes on Computer Science. New York: Springer Verlag, 1991, pp. 315-321.
13. D. Del Corso, F. Gregoretti, L. M. Reyneri, and A. Allasia, “A pattern recognition demonstrator based on a silicon neural chip,” in Proc. ESSC1RC, Copenhagen, Denmark, Sept. 1992, pp. 207-212.
14. A. Siggelkow, A. J. Beltman, J. A. G. Nijhuis, and L. Spaanenburg, “Pulse-density modulated neural networks on a semi-custom gate forest,” in Proc. 1TG/IEEE Wkshp. Microelectron. Neural Nets, Dormund, Germany, June 1990, pp. 16-27.
15. J. Meador, A. Wu, C. Cole, N. Nintunze, and P. Chintrakulchai, “Programmable impulse neural circuits,” IEEE Trans. Neural Networks, vol. 2, pp. 101-109, Jan. 1991.
16. N. El-Leithy, M. Zaghloul, and R. W. Newcomb, “Implementation of pulse-coded neural networks,” in Proc. 27th Conf. Decision and Control, 1988, pp. 334-336.
17. S. Ryckebusch, C. Mead, and J. Bower, “Modeling small oscillating biological networks in analog VLSI" in Proc. Neural Inform. Processing Syst. Conf., Dec. 1988, pp. 384-393.
18. Y. Haria, “A digital neuro-chip with unlimited connectability for large scale neural networks,” in Proc. IJCNN, Washington, 1989, pp. 163-169.
19. J. E. Tomberg and K. Kaski, “Pulse-density modulation technique in VLSI implementations of neural network algorithms,” IEEE J. Solid-State Circuits, vol. 25, pp. 1277-1286, Oct. 1990.
20. A. V. Krisnamoorthy, G. Yajla, and S. C. Esener, “A scalable optoelectronic neural system using free-space optical interconnect,” IEEE Trans. Neural Networks, vol. 3, pp. 404-413, May 1992.
21. L. W. Massengill and D. B. Mundie, “An analog neural hardware implementation using charge-injection multipliers and neuron-specific gain control,” IEEE Trans. Neural Networks, vol. 3, pp. 354-362, May 1992.
22. A. Hamilton, A. F. Murray, D. J. Baxter, S. Churcher, H. M. Reekie, and L. Tarassenko, “Integrated pulse stream neural networks: Results, issues and pointers,” IEEE Trans. Neural Networks, vol. 3, pp. 404-413, May 1992.
23. L. M. Reyneri, M. Chiaberge, D. Del Gregoretti, coherent pulse width and edge modulations in artificial neural systems,” Int. J. Neural Systems, vol. 4, no. 4, pp. 407-118, Dec. 1993.
24. D. Del Corso, “Hardware implementations of artificial neural networks,” in Proc. IWANN, Barcelona, Spain, June 1993, pp. 405-419.
25. T. Claasen-Vujcic, “Implementation of a multi-layer perceptron using pulse-stream techniques,” M.S. thesis, Tech. Univ. Eindhoven, Eindhoven, The Netherlands, Feb. 1993.
26. IEEE MICRO, Dec. 1989.
27. L. M. Reyneri, H. C. A. M. Withagen, J. A. Hegt, and M. Chiaberge, “A comparison between analog and pulse stream VLSI hardware for neural networks and fuzzy systems,” in Proceedings of MICRONEURO ’94. Torino, Italy: IEEE Computer Society Press, Sept. 1994, pp. 77-86.
28. L. M. Reyneri, M. Chiaberge, and L. Zocca, “CINTIA: A neuro-fuzzy real time controller for low power embedded systems,” in Proceedings of MICRONEURO ’94 Torino, Italy: IEEE Computer Society Press, Sept. 1994, pp. 392-104.
29. A. Mortara and E. Vittoz, “A communication architecture tailored for analog VLSI artificial neural networks: Intrinsic performance and limitations,” IEEE Trans. Neural Networks, vol. 5, pp. 459-466, May 1994.
30. IEEE MICRO, June 1994.
31. J. Austin, “A review of RAM based neural networks,” in Proceedings of MICRONEURO ’94. Torino, Italy: IEEE Computer Society Press, Sept. 1994, pp. 58-66.
32. J. L. Meador and P. D. Hylander, “VLSI implementation of a pulse-coded winner-take-all network,” in Proc. WCNN ’94, San Diego, CA, June 1994, pp. 11-512-518.
33. J. G. Elias and D. P. M. Northmore, “Analog VLSI neuromorph with spatially extensive dendritic tree,” in Proc. WCNN ’94, San Diego, CA, June 1994, pp. 11-543-548.
34. S. R. Deiss, “Temporal binding in analog VLSI,” in Proc. WCNN 94, San Diego, CA, June 1994, pp. 11-601-606.
35. Lazzaro et al., “Silicon auditory processors as computer peripherals,” IEEE Trans. Neural Networks, vol. 4, pp. 523-528, 1993.
36. A. F. Murray and A. L. Tarassenko, Neural Computing: An Analogue VLSI Approach. U.K: Chapman Hall, 1994.
37. C. Jansson, P. Ingelhag, C. Svensson, and R. Forchheimer, “An addressable 256 x 256 Photodiode Image Sensor Array with an 8-bit Digital Ouatput,” in Proc. ESSCIRC, Copenhagen, Denmark, Sept. 1992, pp. 151-154.
38. B. A. De Cock, D. Maurissens, and J. Cornelis, “A CMOS pulse-width modulator/pulse-amplitude modulator for four-quadrant analog multipliers" IEEE J. Solid-State Circuits, vol. 27, Sept. 1992, pp. 1289-1293.
39. G. J. A. van Dijk and J. H. Huijsing, “Bridge to frequency converter for smart thermal flow-sensor,” in Proc. ESSCIRC, Copenhagen, Denmark, Sept. 1992, pp. 347-250.
40. G. E. Salam and R. M. Goodman, “A digital neural network architecture using random pulse trains,” in Silicon Implementation of Pulse Coded Neural Networks, M. Zaghloul, J. Meador, and R. Newcomb, Eds. New York: Kluwer, 1994.
41. B. Fowler and A. El Gamal, “Pulse modulated analog neuron circuits,” in J. Analog Integrat. Circuits and Signal Process. New York: Kluwer, 1994, vol. 6, pp. 45-51.
42. P. D. Wasserman, Neural Computing: Theory and Practice. New York: Van Nostrand Reinhold, 1989.
43. Advanced Methods in Neural Computing. New York: Van Nostrand Reinhold, 1993.
44. L. W. Cough, II, Digital and Analog Communication Systems. New York: Macmillan, 1989.
45. C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison Wesley, 1989.
46. M. Holler, S. Tam, H. Castro, and R. Benson, “An electrically trainable artificial neural network (ETANN) with 10240 floating gate synapses,” in Proc. IEEE 3rd Int. Conf. Neural Networks, Washington, 1989, pp. 191-196.
47. H. P. Graf, E. Sackinger, B. Boser, and L. D. Jackell, “Recent developments of electronic neural nets in the USA and Canada,” in Proc. Int. Conf. Microelectron. Neural Networks, Munich, Germany, Oct. 1991, pp. 471-490.
48. D. D. Caviglia, M. Valle, and G. Bisio, “A VLSI module for analog adaptive neural architectures,” in Proc. IFIP Int. Conf. Very Large Scale Integrat., Edinburgh, Scotland, Aug. 1991, pp. 177-186.
49. H. J. Oguey, “Analog EEPROM principle and application to network,” in Proc. ISSCC ’90, 1990.
50. D. A. Durfee and F. S. Shoucair, “Comparison of floating gate neural network memory cells in standard VLSI CMOS technology,” IEEE Trans. Neural Networks, vol. 3, pp. 347-353, May 1992.
51. H. H. Arsenault, T. Szoplik, and B. Macukow, Optical Processing and Computing. San Diego, CA: Academic, 1989.
52. Proceedings of PerAc 94, Lausanne, Switz. IEEE Computer Society Press, Sept. 1994.
53. L. M. Reyneri and E. Filippi, “An analysis on the silicon implementations of backpropagation algorithms for artificial neural networks,” IEEE Trans. Comput., vol. 40, pp. 1380-1389, Dec. 1991.
54. M. Chiaberge, E. stream system for low power neuro-fuzzy computation,” to be published in IEEE Trans. Circuits Syst.