-
1
-
-
0003179505
-
SOI technology for deep-submicron CMOS application
-
J. P. Colinge, “SOI technology for deep-submicron CMOS application,” in Proc. 4th Intern. Syrnp. ULSI Science and Technol., Electrochem. Soc., vol. 93-13, 1993, pp. 39-54.
-
(1993)
in Proc. 4th Intern. Syrnp. ULSI Science and Technol., Electrochem. Soc.
, vol.93
, Issue.13
, pp. 39-54
-
-
Colinge, J.P.1
-
2
-
-
0027887801
-
SOI technology outlook for sub-0.25 μm CMOS, challenges and opportunities
-
B. Davari, H. J. Hovel, and G. G. Shahidi, “SOI technology outlook for sub-0.25 μm CMOS, challenges and opportunities,” in Proc. 1993 IEEE Int. SOI Conf., 1993,
-
(1993)
Proc. 1993 IEEE Int. SOI Conf.
, pp. 4-5
-
-
Davari, B.1
Hovel, H.J.2
Shahidi, G.G.3
-
3
-
-
0006559796
-
Investigation on high-speed performance of 0.1-μm-gate ultrathin-film CMOS/SIMOX
-
Y. Omura, S. Nakashima, and K. Izumi, “Investigation on high-speed performance of 0.1-μm-gate ultrathin-film CMOS/SIMOX,” IEICE Trans. Electron., vol. E75-C, pp. 1491-1497, 1992.
-
(1992)
IEICE Trans. Electron.
, vol.75 C
, pp. 1491-1497
-
-
Omura, Y.1
Nakashima, S.2
Izumi, K.3
-
4
-
-
84889959366
-
Gate oxide breakdown in a SOI CMOS process using MESA isolation
-
M. Haond, O. L. Neel, G. Mascarin, and J. P. Gonchond, “Gate oxide breakdown in a SOI CMOS process using MESA isolation,” in Proc. ESSDERC89, 1989, pp. 893-896.
-
(1989)
Proc. ESSDERC89
, pp. 893-896
-
-
Haond, M.1
Neel, O.L.2
Mascarin, G.3
Gonchond, J.P.4
-
5
-
-
84954173052
-
A 0.25 μm via plug process using selective CVD aluminum for multilevel interconnection
-
T. Amazawa and Y. Arita, “A 0.25 μm via plug process using selective CVD aluminum for multilevel interconnection,” in IEDM Tech. Dig., 1991, pp. 265-268.
-
(1991)
in IEDM Tech. Dig
, pp. 265-268
-
-
Amazawa, T.1
Arita, Y.2
-
6
-
-
84942392377
-
Synchrotron radiation x-ray lithography for the fabrication of sub-quarter-micron LSI circuits
-
K. Deguchi, “Synchrotron radiation x-ray lithography for the fabrication of sub-quarter-micron LSI circuits,” J. Photopolym. Sci. Technol, vol. 6, pp. 445-456, 1993.
-
(1993)
J. Photopolym. Sci. Technol
, vol.6
, pp. 445-456
-
-
Deguchi, K.1
-
7
-
-
0027553329
-
Analysis of buried oxide layer formation and mechanism of threading dislocation generation in the substoichio-metric oxygen dose region
-
S. Nakashima and K. Izumi, “Analysis of buried oxide layer formation and mechanism of threading dislocation generation in the substoichio-metric oxygen dose region,” J. Mater. Res., vol. 8, pp. 523-534, 1993.
-
(1993)
J. Mater. Res.
, vol.8
, pp. 523-534
-
-
Nakashima, S.1
Izumi, K.2
-
8
-
-
3843115631
-
Implications of thin buried-oxide for SIMOX circuit performance
-
M. Alles, W. Krull, and L. Allen, “Implications of thin buried-oxide for SIMOX circuit performance,” in Proc. 6th Int. Symp. SOI Technol. and Devices, Electrochem. Soc., vol. 94-11, 1994, pp. 459-464.
-
(1994)
in Proc. 6th Int. Symp. SOI Technol. and Devices, Electrochem. Soc.
, vol.94
, Issue.11
, pp. 459-464
-
-
Alles, M.1
Krull, W.2
Allen, L.3
-
9
-
-
84975449235
-
Formation of silicon nitride at a Si-SiO2 interface during local oxidation of silicon and during heat-treatment of oxidized silicon in NH3 gas
-
E. Kooi, J. G. V. Lierop, and J. A. Apples, “Formation of silicon nitride at a Si-SiO2 interface during local oxidation of silicon and during heat-treatment of oxidized silicon in NH3 gas,” J. Electrochem. Soc., vol. 123, pp. 1117-1120, 1976.
-
(1976)
J. Electrochem. Soc.
, vol.123
, pp. 1117-1120
-
-
Kooi, E.1
Lierop, J.G.V.2
Apples, J.A.3
-
10
-
-
0020849555
-
The sloped-wall SWAMI-A defect-free zero bird's-beak local oxidation process for scaled VLSI technology
-
K. Y. Chiu, J. L. Moll, K. M. Cham, J. Lin, C. Lage, S. Angelos, and R. L. Tillman, “The sloped-wall SWAMI-A defect-free zero bird's-beak local oxidation process for scaled VLSI technology,” IEEE Trans. Electron Devices, vol. ED-30, pp. 1506-1511, 1983.
-
(1983)
IEEE Trans. Electron Devices
, vol.30 ED
, pp. 1506-1511
-
-
Chiu, K.Y.1
Moll, J.L.2
Cham, K.M.3
Lin, J.4
Lage, C.5
Angelos, S.6
Tillman, R.L.7
-
11
-
-
0021793632
-
A bird's-beak free planar isolation process: COSMOS
-
K. Suzuki, A. Kawakatsu, Y. Umemura, K. Yamaguchi, and K. Akahane, “A bird's-beak free planar isolation process: COSMOS,” Ext. Abst. ECS Spring Meeting, vol. 85-1, 1985, pp. 331-332.
-
(1985)
Ext. Abst. ECS Spring Meeting
, vol.85
, Issue.1
, pp. 331-332
-
-
Suzuki, K.1
Kawakatsu, A.2
Umemura, Y.3
Yamaguchi, K.4
Akahane, K.5
-
12
-
-
84941605210
-
A P+ poly-Si gate with nitrogen-doped poly-Si layer for deep submicron pMOSFETS
-
S. Nakayama, “A P+ poly-Si gate with nitrogen-doped poly-Si layer for deep submicron pMOSFETS,” in Proc. 3rd Int. Symp. ULSI Science and Technol., Electrochem. Soc., vol. 91-11, 1991, pp. 9-16.
-
(1991)
in Proc. 3rd Int. Symp. ULSI Science and Technol., Electrochem. Soc.
, vol.91
, Issue.11
, pp. 9-16
-
-
Nakayama, S.1
-
13
-
-
0023454845
-
Oxidation rate reduction in the submicrometer LOCOS process
-
T. Mizuno, S. Sawada, S. Maeda, and S. Shinozaki, “Oxidation rate reduction in the submicrometer LOCOS process,” IEEE Trans. Electron Devices, vol. ED-34, pp. 2255-2259, 1987.
-
(1987)
IEEE Trans. Electron Devices
, vol.34 ED
, pp. 2255-2259
-
-
Mizuno, T.1
Sawada, S.2
Maeda, S.3
Shinozaki, S.4
-
14
-
-
0025448882
-
Field oxide thinning in poly buffer LOCOS isolation with active area spacing to 0.1 μm
-
J. W. Lutze, A. H. Perera, and J. P. Krusius, “Field oxide thinning in poly buffer LOCOS isolation with active area spacing to 0.1 μm,” J. Electrochem. Soc., vol. 137, pp. 1867-1870, 1990.
-
(1990)
J. Electrochem. Soc.
, vol.137
, pp. 1867-1870
-
-
Lutze, J.W.1
Perera, A.H.2
Krusius, J.P.3
-
15
-
-
84975335011
-
A low power 0.25 μm CMOS technology
-
P. H. Woerlee, C. A. H. Juffermans, H. Lifka, W. Manders, H. Pomp, G. Paulzen, A. J. Walker, and R. Woltjer, “A low power 0.25 μm CMOS technology,” in IEDM Tech. Dig., 1992, pp. 31-34.
-
(1992)
IEDM Tech. Dig
, pp. 31-34
-
-
Woerlee, P.H.1
Juffermans, C.A.H.2
Lifka, H.3
Manders, W.4
Pomp, H.5
Paulzen, G.6
Walker, A.J.7
Woltjer, R.8
|