A New Block-Matching Criterion for Motion Estimation and its Implementation

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 5, Issue 3, 1995, Pages 231-236

  Chen, Mei Juan ^a   Chen, Liang Gee ^a   Chiueh, Tzi Dar ^a   Lee, Yung Pin ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; CORRELATION THEORY; ESTIMATION; MICROPROCESSOR CHIPS; REAL TIME SYSTEMS; VLSI CIRCUITS;

BLOCK MATCHING ALGORITHM; CODING SYSTEM; CROSS CORRELATION FUNCTION; MEAN ABSOLUTE ERROR; MEAN SQUARED ERROR; MINIMIZED MAXIMUM ERROR; MOTION ESTIMATION; PEL DIFFERENCE CLASSIFICATION;

BLOCK CODES;

EID: 0029325213     PISSN: 10518215     EISSN: 15582205     Source Type: Journal    
DOI: 10.1109/76.401100     Document Type: Article

References (14)

1. H. G. Musmann, P. Pirsch, and H. J. Grallert, “Advances in picture coding,” Proc. IEEE, vol. 73, pp. 523-548, Apr. 1985.
2. CCITT Study Group XV, “Draft revision of recommendation H.261-Video Video code for audio visual services at p × 64 kbps,” Temporary Document 5-E, July 1990.
3. MPEG, “ISO CD11172-2: Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbits/s,” Nov. 1991.
4. M.-J. Chen, L.-G. Chen, and T.-D. Chiueh, “One-dimensional full search motion estimation algorithm for video coding,” IEEE Trans. Circuits Syst. Video Technol., vol. 4, no. 5, pp. 504-509, Oct. 1994.
5. L.-G. Chen, M.-J. Chen, and T.-D. Chiueh, “A new criterion for block-matching matching motion estimation algorithm,” in HD-Media Technol. Applicat. Workshop, Nov. 1992, pp. 131-136.
6. R. Srinivasan and K. R. Rao, “Predictive coding based on efficient motion estimation,” IEEE Trans. Commun., vol. COM-33, no. 8, pp. 888-896, Aug. 1985.
7. K. M. Yang, M. T. Sun, and L. Wu, “A family of VLSI designs for the motion compensation block-matching algorithm,” IEEE Trans. Circuits and Syst., vol. 36, no. 10, pp. 1317-1325, Oct. 1989.
8. L. De Vos, “VLSI-architectures for the hierarchical block-matching algorithm for HDTV applications,” SPIE, vol. 1360, pp. 398-409, 1990.
9. S. Kappagantula and K. R. Rao, “Motion compensated interframe image prediction,” IEEE Trans. Commun., vol. COM-33, no. 9, pp. 1011-1015, Sept. 1985.
10. S. Kappagantula and K. R. Rao, “Motion compensated predictive coding.” in SPIE 27th Proc. 432, 1985, pp. G4-70.
11. T. Koya, K. Iinuma, A. Hirano, Y. Iiyima, and T. Ishi-guro, “Motion compensated interframe coding for video conferencing,” in Proc., NTC81, New Orleand, LA, Dec. 1981, pp. G5.3.1-G5.3.5.
12. H. Gharavi and M. Mills, “Block-matching motion estimation algorithm -New results,” IEEE Trans. Circuits Syst., vol. 37, no. 5, pp. 649-651, May 1990.
13. T. Komarek and P. Pirsch. “Array architectures for block matching algorithms,” IEEE Trans. Circuits Syst., vol. 36, no. 10, pp. 1301-1308, Oct. 1989.
14. L. De Vos and M. Stegherr, “Parameterizable VLSI architectures for the full-search block-matching algorithm,” IEEE Trans. Circuits Syst., vol. 36, no. 10, pp. 1309-1316, Oct. 1989.