Resource Constrained Scheduling of Hierarchically Structured Design Activity Networks

IEEE Transactions on Engineering Management

Volumn 42, Issue 2, 1995, Pages 150-158

  Belhe, Upendra ^a   Kusiak, Andrew ^a  

^a UNIVERSITY OF IOWA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HIERARCHICALLY STRUCTURED DESIGN ACTIVITY NETWORKS; RESOURCE CONSTRAINED SCHEDULING; SOFTWARE PACKAGE IDEF3; STRUCTURED ANALYSIS AND DESIGN TECHNIQUE;

COMPUTER SOFTWARE; CONSTRAINT THEORY; DECISION MAKING; DESIGN AIDS; HIERARCHICAL SYSTEMS; PRODUCT DESIGN; SCHEDULING; SYSTEMS ANALYSIS;

CONCURRENT ENGINEERING;

EID: 0029309888     PISSN: 00189391     EISSN: 15580040     Source Type: Journal    
DOI: 10.1109/17.387271     Document Type: Article

References (21)

1. M. Ancona and L. De Floriani, “Computational algorithms for hierarchically structured project networks,” Oper. Res. Lett., vol. 1, no. 5, pp. 170-176, 1982.
2. C. Ang et al, “Development of a knowledge-based manufacturing modeling system based on IDEFO for the metal-cutting industry,” Int. J. Prod. Economics, vol. 34, no. 3, pp. 267-281, 1994.
3. E. Balas, “Machine sequencing via disjunctive graphs: An implicit enumeration algorithm,” Oper. Res., vol. 17, no. 6, pp. 941-957, 1969.
4. N. Christofides et al, “Project scheduling with resource constraints: A branch and bound approach,” Europe. J. Oper. Res., vol. 29, no. 3, pp. 262-273, 1987.
5. G. Colquhoun et al, “A state of the art review of IDEFO,” Int. J. Computer Integrated Manuf., vol. 6, pp. 252-264, 1993.
6. S. Elmaghraby, “An algebra for the analysis of generalized activity networks,” Manage. Sci., vol. 10, no. 3, pp. 419-514, 1964.
7. J. Ettlie and H. Stoll, Managing the Design-Manufacturing Process. New York: McGraw-Hill, 1990.
8. S. Gorenstein, “An algorithm for project (job) scheduling with resource constraints,” Oper. Res., vol. 20, no. 4, pp. 835-850, 1990.
9. C. Hsu, “Manufacturing information systems,” in Handbook of Design, Manufacturing and Automation, R. Dorf and A. Kusiak, Eds. New York: Wiley, 1994, pp. 737-766.
10. A. Kusiak et al, “Reengineering of design and manufacturing process,” Computers and Ind. Eng., vol. 26, no. 3, pp. 521-536, 1994.
11. R. Mayer et a/.,”Information integration for concurrent engineering (IICE),” Rep. No. AL-TR-1992-0057, Air Force Syst. Command, Wright-Patterson AFB, Ohio, May 1992.
12. L. Home De Mello and A. Sanderson, “Representation of assembly sequences,” in Proc. 11th Int. Joint Conf. on Artificial Intell, Detroit, MI, 1989, pp. 1035-1040.
13. C. Menzel et al, “IDEF3 process descriptions and their semantics,” in Intelligent Systems in Design and Manufacturing, C. Dagli and A. Kusiak, Eds. New York: ASME Press, 1994, pp. 171-212.
14. J. Nevins and D. Whitney, Concurrent Design of Products and Processes. New York: McGraw-Hill, 1989.
15. K. Neumann, “Stochastic project networks,” in Lecture Notes in Economics and Mathematical Systems, vol. 344. Berlin: Springer, 1990.
16. A. Pritsker and W. Happ, “GERT: Graphical evaluation and review technique, Part I, fundamentals,” J. Ind. Eng., vol. 17, no. 5, pp. 267-274, 1966.
17. A. Pritsker and G. Whitehouse, “GERT: Graphical evaluation and review technique, Part II, applications,” J. Ind. Eng., vol. 17, no. 5, pp. 293-301, 1966.
18. A. Pritsker, Modeling and Analysis Using Q-GERT Networks. New York: Wiley, 1979.
19. D. Ross, “Structured analysis (SA): A language for communicating ideas,” IEEE Trans. Software Eng., vol. SE-3, pp. 16-24, 1977.
20. A. Sanderson et al, “Assembly sequence planning,” Al Magazine, vol. 11, no. 1, pp. 62-81, 1990.
21. G. Whitehouse, Systems Analysis and Design Using Network Techniques. Englewood Cliffs, NJ: Prentice Hall, 1973.