A Wide-Bandwidth Low-Voltage PLL for PowerPCTM Microprocessors

IEEE Journal of Solid-State Circuits

Volumn 30, Issue 4, 1995, Pages 383-391

  Alvarez, Jose ^a   Sanchez, Hector ^a   Gerosa, Gianfranco ^a   Countryman, Roger ^a  

^a MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DETECTOR CIRCUITS; ELECTRIC FILTERS; ELECTRIC LOSSES; ELECTRIC NETWORK SYNTHESIS; ELECTRIC VARIABLES MEASUREMENT; FREQUENCY SYNTHESIZERS; MICROPROCESSOR CHIPS; PERSONAL COMPUTERS;

CENTRAL PROCESSING UNIT; CLOCK SYNTHESIZER;

PHASE LOCKED LOOPS;

EID: 0029289178     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.375957     Document Type: Article

References (7)

1. J. Alvarez et al., “A wide-bandwidth, low voltage PLL for PowerPC microprocessors,” in Symp. VLSI Circuits, June 1994, pp. 37–38.
2. F. M. Gardner, “Charge-pump phase-lock loops,” IEEE Trans. Commun., vol. COM-28, no. 11, pp. 1849–1858, Nov. 1980.
3. K. M. Ware, H. S. Lee, and C. G. Sodini, “A 200-MHz CMOS phase-locked loop with dual phase detectors,” IEEE J. Solid-State Circuits, vol. 24, no. 6, pp. 1560–1568, Dec. 1989.
4. I. A. Young, J. K. Greason, and K. L. Wong, “A PLL clock generator with 5–110 MHz lock range for microprocessors,” IEEE J. Solid-State Circuits, vol. 27, no. 11, pp. 1599–1607, Nov. 1992
5. D. Pham et al., “A 3.0W, 75SPEC92int, 85SPEC92fp superscalar RISC microprocessor,” in ISSCC, Feb. 1994, pp. 112–113.
6. S. P. Song et al., “The PowerPC 604 RISC microprocessor,” IEEE Micro, pp. 8–17, Oct. 1994.
7. G. Gerosa el al., “A 2.2 watt, 80 MHz superscalar RISC microprocessor,” IEEE J. Solid-State Circuits, vol. 29, no. 12, pp. 1440–1454, Dec. 1994.