A High Speed, Low Power PRML Read Channel Device

IEEE Transactions on Magnetics

Volumn 31, Issue 2, 1995, Pages 1186-1195

  Sonntag, Jeff ^a   Agazzi, Oscar ^a   Aziz, Pervez ^a   Burger, Harley ^a   Comino, Vittorio ^a   Heimann, Martin ^a   Karanink, Terence ^a   Khoury, John ^a   Madine, Gary ^a   Nagaraj, Krishnaswami ^a   Offord, Glen ^a   Peruzzi, Robert ^a   Plany, Joe ^a   Rao, Narendra ^a   Sayiner, Necip ^a   Setty, Palaksha ^a   Threadgill, Kevin ^a  

^a LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; DEMODULATION; DIGITAL FILTERS; MAGNETIC HEADS; STEP RESPONSE;

DIGITAL ADAPTIVE FEEDBACK LOOPS; PARTIAL RESPONSE MAXIMUM LIKELIHOOD (PRML) READ CHANNELS;

MAGNETIC DISK STORAGE;

EID: 0029277527     PISSN: 00189464     EISSN: 19410069     Source Type: Journal    
DOI: 10.1109/20.364805     Document Type: Article

References (7)

1. R. Wood and D. Petersen, “Viterbi detection of class IV partial response on a magnetic recording channel,” IEEE Transactions on Communications, vol. COM-34, No. 5, pp. 454–461, May 1986.
2. D. Welland et al., “A digital read/write channel with EEPR4 detection,” 1994 IEEE International Solid-State Circuits Conference Digest of Technical Papers, vol. 37, pp. 276–277, Feb. 1994.
3. R. Yamasaki, T. Pan, M. Palmer and D. Browning, “A 72Mb/s PRML disk-drive channel chip with an analog sampled-data signal processor,” 1994 IEEE International Solid-State Circuits Conference Digest of Technical Papers, vol. 37, pp. 278–279, Feb. 1994.
4. R. Cideciyan, F. Dolivo, R. Hermann, W. Hirt and W. Schott, “A PRML system for digital magnetic recording,” IEEE Journal on Selected Areas in Communications, vol. 10, No. 1, pp. 38–56, Jan. 1992.
5. J. Coker, R. Galbraith, G. Kerwin, J. Rae, and P. Ziperovich, “Integrating a partial-response, maximum likelihood channel into the 0681 disk drive,” in Proc. 24th Asilomar Conf. Signals, Syst., Comput., Pacific Grove, CA, Nov. 1990, vol. 2, pp. 674–677.
6. G. Forney, “The Viterbi algorithm,” Proc. IEEE, vol. 61, no. 3, pp. 268–278, Mar. 1973.
7. F. Dolivo, and G. Ungerboeck, “Viterbi decoders for partial-response class-IV signaling: theory and implementation,” IBM Res. Rep. RZ 1177, Sept. 1982.