TFSOI Complementary BiCMOS Technology for Low Power Applications

IEEE Transactions on Electron Devices

Volumn 42, Issue 3, 1995, Pages 506-512

  Huang, Wen Ling Margaret ^a   Klein, Kevin M ^a   Grimaldi, M ^a   Racanelli, Marco ^a   Ramaswami, Shri ^a   Tsao, J ^a   Foerstner, Juergen ^a   Hwang, Bor Yuan C ^a  

^a MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR SEMICONDUCTOR DEVICES; CMOS INTEGRATED CIRCUITS; EMITTER COUPLED LOGIC CIRCUITS; GATES (TRANSISTOR); PRODUCT DESIGN; SEMICONDUCTOR DEVICE MANUFACTURE; SEMICONDUCTOR DEVICE STRUCTURES; SILICON ON INSULATOR TECHNOLOGY; THIN FILM DEVICES;

CURRENT CROWDING EFFECTS; THIN FILM SILICON ON INSULATOR COMPLEMENTARY BICMOS TECHNOLOGY;

BIPOLAR INTEGRATED CIRCUITS;

EID: 0029273777     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.368047     Document Type: Article

References (16)

1. J. P. Colinge, Silicon-On-Insulator Technology. Kluwer Academic Publishers, 1991.
2. H. Komiya, “Future technological and economic prospects for VLSI,” ISSCC Digest of Tech. Papers, pp. 16-19, 1993.
3. J. Chen, S. Parke, J. King, F. Assaderaghi, P. K. Ko, and C. Hu, “A high speed SOI technology with 12 ps/18 ps gate delay operating at 5 V/1.5 V,” IEDM Tech. Dig., pp. 35–38, 1992.
4. J. D. Hayden, M. P. Woo, R. C. Taft, P. Pelley, B.-Y. Nguyen, C. Mazure, P. U. Kenkare, K. Kemp, R. Subrahmanyan, A. R. Sitaram, J.-H. Lin, J. Ko, C. King, C. Gunderson, and H. C. Kirsch, “A high performance quadruple well, quadruple poly BiCMOS for fast 16 Mb SRAM's IEDM Tech. Dig., pp. 819-822, 1992.
5. T. C. Mele, J. Hayden, F. walczyk, M. Lien Y. C. See D. Denning, S. Cosentino, and A. H. Perera, “A high performance 0.5 µ m BiCMOS triple polysilicon technology for 4 Mb fast SRAM's,” IEDM Tech. Dig., pp. 481-484, 1990.
6. M. Kerber, E. Bertagnolli, R. Mahnkopf, J. Popp, A. Felder, H. M. Rein, A. Weisgerber, and H. Klose, “A high performance BiCMOS process featuring 40 GHz/21 ps,” IEDM Tech. Dig., pp. 449–452, 1992.
7. B.-Y. Hwang, J. Tsao, M. Racanelli, W. M. Huang, J. Foerstner, T. Wetteroth, and I.-K. Lim, “Design and manufacturing considerations of a 0.5 µm CMOS technology on TFSOI,” Int. SOI Conf. Proc., pp. 128–129, 1993.
8. J. Kirchgessner, J. Teplik, V. Ilderem, D. Morgan, R. Parmar, S. R. Wilson, J. Freeman, C. Tracy, and S. Cosentino, “An advanced 0.4 pm BiCMOS technology for high performance ASIC applications,” IEDM Tech. Dig., pp. 97–100, 1991.
9. S. Parke, F. Assaderaghi, J. Chen, J. King, C. Hu, and P. K. Ko, “A versatile, SOI BiCMOS technology with complementary lateral BIT's,” IEDM Tech. Dig., pp. 453–456, 1992.
10. G. G. Shahidi, D. D. Tang, B. Davari, Y. Taur, P. McFarland, K. Jenkins, D. Danner, M. Rodriguez, A. Megdanis, E. Petrillo, M. Polcari, and T. H. Ning, “A novel high performance lateral bipolar on SOI,” IEDM Tech. Dig., pp. 663–666, 1991.
11. W. M. Huang, K. Klein, M. Grimaldi, M. Racanelli, S. Ramaswami, J. Tsao, J. Foerstner, and B. Y. Hwang, “TFSOI BiCMOS Technology for Low Power Applications,” IEDM Tech. Dig., pp. 449–452, 1993.
12. J. Foerstner, J. Jones, M. Huang, B. Y. Hwang, M. Racanelli, J. Tsao, and N. D. Theodore, “Behavior of contact-silicided TFSOI gate-structures,” Int. SOI Conf. Proc., pp. 86–87, 1993.
13. Will be submitted to IEEE Electron Device Lett.
14. J. Chen, R. Solomon, T.-Y. Chan, P.-K. Ko, and C. Hu, “A CV technique for measuring thin SOI film thickness,” IEEE Electron Device Lett., vol. 12, no. 8, pp. 453–455, 1991.
15. Will be submitted to IEEE J. Solid-State Circuits.
16. Y. Kado, M. Suzuki, K. Koike, Y. Omura, and K. Izumi, “A I-GHz/0.9 mW CMOS/SLMOX divide-by-128/129 dual-modulus prescaler using a divide-by-2/3 synchronous counter,” IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 5l3-517, 1993.