|
Volumn 34, Issue 2S, 1995, Pages 700-706
|
The multiple-tunnel junction and its application to single-electron memory and logic circuits
|
Author keywords
Logic; Memory; Semiconductor; Single electron; Tunnel junction
|
Indexed keywords
ELECTRONIC EQUIPMENT;
ELECTRONS;
FERMI LEVEL;
LOGIC CIRCUITS;
METALLORGANIC CHEMICAL VAPOR DEPOSITION;
SEMICONDUCTING GALLIUM ARSENIDE;
SEMICONDUCTOR DOPING;
SEMICONDUCTOR STORAGE;
ELECTRON CHANNEL;
LIQUID HELIUM TEMPERATURE;
MULTIPLE TUNNEL JUNCTION;
SIDE GATED CONSTRICTION;
SINGLE CHARGE INJECTION LOGIC CIRCUIT;
SINGLE ELECTRON MEMORY CELL;
SINGLE ELECTRONICS;
TUNNEL JUNCTIONS;
|
EID: 0029255884
PISSN: 00214922
EISSN: 13474065
Source Type: Journal
DOI: 10.1143/JJAP.34.700 Document Type: Article |
Times cited : (37)
|
References (17)
|