Relaxation-Based Transient Sensitivity Computations for MOSFET Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 14, Issue 2, 1995, Pages 173-185

  Chen, Chun Jung ^a   Feng, Wu Shiung ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CALCULATIONS; COMPUTATIONAL METHODS; COMPUTER SIMULATION; CONVERGENCE OF NUMERICAL METHODS; ELECTRIC NETWORK ANALYSIS; ITERATIVE METHODS; MATHEMATICAL MODELS; REDUNDANCY; SENSITIVITY ANALYSIS; WAVEFORM ANALYSIS;

CIRCUIT SIMULATOR; ITERATED TIMING ANALYSIS METHOD; PRUNING SCHEME; REDUNDANT SUBCIRCUIT COMPUTATION; RELAXATION BASED CIRCUIT SIMULATION; SENSITIVITY CIRCUITS; SUBCIRCUITS; TRANSIENT SENSITIVITY; WAVEFORM RELAXATION METHOD;

MOSFET DEVICES;

EID: 0029255826     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.370426     Document Type: Article

References (16)

1. W. T. Nye, D. Riley, A. Sangiovanni-Vincentelli, and A. L. Tits, “DELIGHT.SPICE: An optimization-based system for the design of integrated circuits,” IEEE Trans. Computer-Aided Design, vol. 7, pp. 501–519, Apr. 1988.
2. J. M. Shyu and A. Sangiovanni-Vincentelli, “ECSTASY: A new environment for IC design optimization,” in Proc. Int. Conf. CAD, 1988, pp. 484–487.
3. D. A. Hocevar, P. Yang, T. N. Trick, and B. D. Epler, “Transient sensitivity computation for MOSFET circuits,” IEEE Trans. Computer-Aided Design, vol. CAD-4, pp. 609–620, Oct. 1985.
4. S. W. Director and R. A. Rohrer, “The generalized adjoint network and network sensitivities,” IEEE Trans. Circuit Theory, vol. CT-16, pp. 318–323, Aug. 1969.
5. E. Lelarasmee, A. E. Ruehli, and A. L. Sangiovanni-Vincentelli, “The waveform relaxation method for time-domain analysis of large scale integrated circuits,” IEEE Trans. Computer-Aided Design, vol. CAD-1, pp. 131–145, Aug. 1982.
6. A. R. Newton and A. L. Sangiovanni-Vincentelli, “Relaxation-based electrical simulation,” IEEE Trans. Computer-Aided Design, vol. CAD-3, pp. 308–331, Oct. 1984.
7. R. A. Saleh and A. R. Newton, “The exploitation of latency and multirate behavior using nonlinear relaxation for circuit simulation,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 1286–1298, Dec. 1989.
8. R. A. Saleh and J. K. White, “Accelerating relaxation algorithms for circuit simulation using waveform-Newton and step-size refinement,” IEEE Trans. Computer-Aided Design, vol. 9, no. 9, pp. 951–958, Sept. 1990.
9. T. V. Nguyen, P. Feldmann, S. W. Director, and R. A. Rohrer, “SPECS simulation validation with efficient transient sensitivity computation,” in Proc. Int. Conf. CAD, 1989, pp. 252–255.
10. H. Zima and B. Chapman, Supercompilers for Parallel and Vector Computers. New York: Addison-Wesley, 1990.
11. P. Debefve, F. Odeh, A. E. Ruehli, “Waveform techniques,” in Advances in CAD for VLSI,” vol. 3, part 2. North Holland, 1985.
12. K. Urahama, “Sufficient conditions for multirate iterated timing analysis to converge,” Trans. IEICE, vol. E70, no. 8, pp. 685–688, Aug. 1987.
13. P. Feldmann, T. V. Nguyen, S. W. Director, and R. A. Rohrer, “Sensitivity computation in piecewise approximate circuit simulation,” IEEE Trans. Computer-Aided Design, vol. 10, pp. 171–183, Feb. 1991.
14. C. J. Chen, J. M. Shyu, and W. S. Feng, “Transient sensitivity computation for waveform-relaxation-based timing simulation,” in Proc. Int. Conf. CAD, 1991, pp. 120–123.
15. P. Yang, I. N. Hajj, and T. N. Trick, “SLATE: A circuit simulation program with latency exploitation and node tearing,” in Proc. IEEE Int. Conf. Circuits Computers, Oct. 1985.
16. P. F. Cox, R. G. Burch, P. Yang, D. E. Hocevar, “New implicit integration method for efficient latency exploitation in circuit simulation,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 1051–1064, Oct. 1989.