![]() |
Volumn , Issue , 1995, Pages 562-567
|
New performance-driven FPGA routing algorithms
a
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ALGORITHMS;
COMPUTER ARCHITECTURE;
ELECTRIC WIRING;
GRAPH THEORY;
HEURISTIC METHODS;
LOGIC CIRCUITS;
OPTIMIZATION;
PERFORMANCE;
TREES (MATHEMATICS);
VLSI CIRCUITS;
ARBORESCENCE HEURISTICS;
CHANNEL WIDTHS;
FIELD PROGRAMMABLE GATE ARRAYS;
ROUTER;
ROUTING ALGORITHMS;
SOURCE SINK PATHLENGTHS;
STEINER TREE CONSTRUCTIONS;
WIRELENGTH;
LOGIC DESIGN;
|
EID: 0029237864
PISSN: 0738100X
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1145/217474.217589 Document Type: Conference Paper |
Times cited : (40)
|
References (20)
|