|
Volumn 7, Issue 1, 1995, Pages 119-135
|
Internal organization of the Alpha 21164, a 300-MHz 64-bit quad-issue CMOS RISC microprocessor
a a a a a a a a a a a a a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
BUFFER STORAGE;
CMOS INTEGRATED CIRCUITS;
INTEGRATED CIRCUIT LAYOUT;
PIPELINE PROCESSING SYSTEMS;
REDUCED INSTRUCTION SET COMPUTING;
SYSTEMS ANALYSIS;
ALPHA 21164 MICROPROCESSOR;
ALPHA ARCHITECTURE;
EXECUTION PIPELINE;
MILLION FLOATING POINT OPERATIONS PER SECOND (MFLOPS);
SUPERSCALAR INSTRUCTION UNIT;
MICROPROCESSOR CHIPS;
|
EID: 0029221752
PISSN: 0898901X
EISSN: None
Source Type: Journal
DOI: None Document Type: Article |
Times cited : (102)
|
References (6)
|