Delay Components of a Current Mode Logic Circuit and Their Current Dependency

IEEE Journal of Solid-State Circuits

Volumn 30, Issue 1, 1995, Pages 54-60

  Harada, Yutaka ^a  

^a KOKUSHIKAN UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

APPROXIMATION THEORY; BIPOLAR TRANSISTORS; ELECTRIC CURRENTS; ELECTRIC NETWORK ANALYSIS; ELECTRIC RESISTANCE; EQUIVALENT CIRCUITS; PIECEWISE LINEAR TECHNIQUES;

CURRENT DEPENDENCY; CURRENT MODE LOGIC (CML) CIRCUIT; DELAY COMPONENTS; RESISTOR NETWORKS;

LOGIC CIRCUITS;

EID: 0029220350     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.350194     Document Type: Article

References (10)

1. S. Knorr, “The potential of bipolar devices in LSI gigabit logic,” IEEE Trans. Circuits Syst., vol. CSA-28, p. 2, 1981.
2. A. Masaki, Y. Harada, and T. Chiba, “200-gate ECL masterslice LSI,” in 1974 ISSCC Dig. Papers, 1974, p. 62.
3. A. Masaki, Y. Harada, and T. Ikeda, “Optimization of the oxide-isolated transistor structure for ECL masterslice LSI,” in Third Europ. Solid-State Circuit Conf. Dig. Papers, 1977, p. 128.
4. D. Tang and P. Solomon, “Bipolar transistor design for optimized power-delay logic circuit,” IEEE J. Solid-State Circuits, vol. SC-14, p. 679, 1979.
5. J. Narude and C. Meyer, “Characterization of integrated logic circuit,” Proc. IEEE, vol. 52, p. 1551, 1964.
6. J. Narude and C. Meyer, “Rise time of emitter-coupled logic circuit including the effects of collector-to-base capacitors,” IEEE J. Solid-State Circuits, vol. SC-8, p. 284, 1973.
7. J. Narude and C. Meyer, “Analytic approximation for propagation delays in current mode switching circuit including collector base capacitances,” IEEE J. Solid-State Circuits, vol. SC-16, p. 597, 1981.
8. J. Narude and C. Meyer, VHSIC Technology and Tradeoff. New York: Wiley, 1981.
9. W. Elmore, “The transient response of damped linear network with particular regard to wide-band amplifiers,” J. Appl. Phys., vol. 19, p. 55, 1948.
10. P. Chan, “An extension of Elmore's delay,” IEEE Trans. Circuits Syst., vol. CAS-33, p. 1147, 1986.