메뉴 건너뛰기





Volumn 2, Issue , 1995, Pages 1137-1141

Performance evaluation of buffered multistage interconnection networks with look-ahead contention resolution scheme

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER CIRCUITS; COMPUTATIONAL COMPLEXITY; DIGITAL COMMUNICATION SYSTEMS; MAXIMUM PRINCIPLE; PACKET NETWORKS; PARALLEL PROCESSING SYSTEMS; PERFORMANCE; QUEUEING THEORY;

EID: 0029215199     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (2)

References (7)
  • Reference 정보가 존재하지 않습니다.

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.