|
Volumn 42, Issue 1, 1995, Pages 150-159
|
Effects of Erase Source Bias on Flash EPROM Device Reliability
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMMUNICATION CHANNELS (INFORMATION THEORY);
DATA STORAGE EQUIPMENT;
ELECTRIC CURRENTS;
ELECTRODES;
ELECTRON TUNNELING;
ELECTRONS;
GATES (TRANSISTOR);
PROM;
SEMICONDUCTOR DEVICE MODELS;
SEMICONDUCTOR JUNCTIONS;
DATA LOSS;
DRAIN JUNCTION;
ERASE SOURCE BIAS;
FLASH ERASABLE PROM;
GATE CURRENT;
HOT ELECTRON INJECTION;
LEAST POSITIVE OXIDE CHARGE;
MEMORY CELL;
POLYSILICON FLOATING GATE GENERATION;
TUNNELING INDUCED HOLE GENERATION;
MOSFET DEVICES;
|
EID: 0029197224
PISSN: 00189383
EISSN: 15579646
Source Type: Journal
DOI: 10.1109/16.370023 Document Type: Article |
Times cited : (38)
|
References (9)
|