메뉴 건너뛰기




Volumn 42, Issue 1, 1995, Pages 150-159

Effects of Erase Source Bias on Flash EPROM Device Reliability

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION CHANNELS (INFORMATION THEORY); DATA STORAGE EQUIPMENT; ELECTRIC CURRENTS; ELECTRODES; ELECTRON TUNNELING; ELECTRONS; GATES (TRANSISTOR); PROM; SEMICONDUCTOR DEVICE MODELS; SEMICONDUCTOR JUNCTIONS;

EID: 0029197224     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.370023     Document Type: Article
Times cited : (38)

References (9)
  • 1
    • 84948614318 scopus 로고
    • The effects of write/erase algorithms on flash EPROM reliability
    • presented at IEEE Nonvolitile Semiconductor Memory Workshop
    • K. T. San, Ç Kaya, F. Mehrad, B. Huber, and D. McElroy. “The effects of write/erase algorithms on flash EPROM reliability,” presented at IEEE Nonvolitile Semiconductor Memory Workshop, 1994.
    • (1994)
    • San, K.T.1    Kaya, Ç2    Mehrad, F.3    Huber, B.4    McElroy, D.5
  • 4
    • 36849113877 scopus 로고
    • Enhanced tunneling through dielectrics films due to ionic defects
    • June
    • F. Schmidlin, “Enhanced tunneling through dielectrics films due to ionic defects,” J. Appl. Phys., vol. 37, no. 7, p. 2823, June, 1966.
    • (1966) J. Appl. Phys. , vol.37 , Issue.7 , pp. 2823
    • Schmidlin, F.1
  • 5
    • 0023553867 scopus 로고
    • Corner-field induced drain leakage in thin oxide MOSFETs
    • C. Chang and J. Lien, “Corner-field induced drain leakage in thin oxide MOSFETs,” IEEE-IEDM, pp. 714–717, 1987.
    • (1987) IEEE-IEDM , pp. 714-717
    • Chang, C.1    Lien, J.2
  • 6
    • 84948600330 scopus 로고
    • Hot carrier effects in flash erasable programmable read-only rnemory devices.
    • Ph.D. thesis, Yale University, May
    • K. T. San, “Hot carrier effects in flash erasable programmable read-only rnemory devices.” Ph.D. thesis, Yale University, May, 1994.
    • (1994)
    • San, K.T.1
  • 7
    • 84977898134 scopus 로고
    • Suppressing flash EEPROM erase leakage with negative gate bias and LDD erase junction
    • H. Wann, S. Parke, P. Ko, and C. Hu, “Suppressing flash EEPROM erase leakage with negative gate bias and LDD erase junction,” Symp. VLSI Technology p. 81, 1993.
    • (1993) Symp. VLSI Technology , pp. 81
    • Wann, H.1    Parke, S.2    Ko, P.3    Hu, C.4
  • 8
    • 84948607614 scopus 로고
    • Hole trapping characteristics in flash EPROMs and related reliability issues
    • presented at IEEE Nonvolitile Semiconductor Memory Workshop
    • K. T. San and T. P. Ma, “Hole trapping characteristics in flash EPROMs and related reliability issues,” presented at IEEE Nonvolitile Semiconductor Memory Workshop, 1994.
    • (1994)
    • San, K.T.1    Ma, T.P.2
  • 9
    • 0027306901 scopus 로고
    • Novel read disturb failure mechanism induced by flash cycling
    • A. Brand, K. Wu, S. Pan, and D. Chin, “Novel read disturb failure mechanism induced by flash cycling,” IEEE-IRPS, p. 127, 1993.
    • (1993) IEEE-IRPS , pp. 127
    • Brand, A.1    Wu, K.2    Pan, S.3    Chin, D.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.