Convexity-Based Algorithms for Design Centering

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 13, Issue 12, 1994, Pages 1536-1549

  Sapatnekar, Sachin S ^a   Vaidya, Pravin M ^b   Kang, Sung Mo ^b  

^a IOWA STATE UNIVERSITY   (United States)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPROXIMATION THEORY; ESTIMATION; MONTE CARLO METHODS; PROBABILITY;

COMPUTATIONALLY COMPLEX; CONVEX POLYTOPE; CONVEX PROGRAMMING PROBLEM; CONVEXITY BASED ALGORITHMS; DESIGN CENTERING; GAUSSIAN PROBABILITY DISTRIBUTIONS; HESSIAN ELLIPSOID; MANUFACTURING YIELD;

ELECTRIC NETWORK SYNTHESIS;

EID: 0028752636     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.331410     Document Type: Article

References (16)

1. R. Spence and R. S. Soin, Tolerance Design of Integrated Circuits. Reading, MA: Addison-Wesely, 1988.
2. H. L. Abdel-Malek and A.-K. S. O. Hassan, “The ellipsoidal technique for design centering and region approximation,” IEEE Trans. Computer-Aided Aided Design, vol. 10, pp. 1006-1014, Aug. 1991.
3. P. M. Vaidya, “A new algorithm for minimizing convex functions over convex sets,” Proc. IEEE, Foundations of Computer Science, pp. 332-337, Oct. 1989.
4. S. W. Director and G. D. Hachtel “The simplicial approximation approach to design centering,” IEEE Trans. Circuits Syst., vol. VAS-24, no. 7, pp. 363-372, 1977.
5. P. Feldman and S. W. Director, “Accurate and efficient evaluation of circuit yield and yield gradients,” in Proc. 1991 Int. Conf. Computer-Aided Aided Design, Santa Clara, CA, Nov. 1991, pp. 120-123.
6. M. C. Bernardo, R. Buck, L. Liu, W. A. Nazaret, J. Sacks, and W. J. Welch, “Integrated circuit design optimization using a sequential strategy,” IEEE Trans. Computer-Aided Design, vol. 11, Mar. 1992.
7. S. S. Sapatnekar, V. B. Rao, P. M. Vaidya, and S. M. Kang, “An exact solution to the transistor sizing problem for CMOS circuits using corivex optimization,” IEEE Trans. Computer-Aided Design, vol. 12, pp. 1621-1634, Nov. 1993.
8. T. Gao, P. M. Vaidya, and C. L. Liu, “A new performance driven placement algorithm,” in Proc. 1991 Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 1991, pp. 44-47.
9. S. W. Director, W. Maly, and A. J. Strojwas, VLSI Design for Manufacturing: Yield Enhancement, Boston, MA: Kluwer Academic Publishers, 1990.
10. D. G. Luenberger, Linear and Nonlinear Programming. Reading, MA: Addison-Wesely, 1984.
11. L. O. Chua and P. M. Lin, Computer-Aided Analysis of Electronic Circuits: Algorithms and Computational Techniques. Englewood Cliffs, NJ: Prentice-Hall, 1975.
12. A. Prekopa, “Logarithmic concave measures and related topics,” in Stochastic Programming. London: Academic Press, M. Dempster, Ed., pp. 63-82, 1980.
13. J. W. Bandler, P. C. Liu, and H. Tromp, “Non-linear programming approach to optimal design centering, tolerancing and tunning,” IEEE Trans. Circuits Syst., vol. CAS-23, Mar. 1976.
14. S. Niewiadomski, Filter Handbook. Heinemann Newnes, 1989.
15. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits. New York: John Wiley and Sons, 1984.
16. J. W. Bandler, H. L. Abdel-Malek, P. Dalsgaard, A. S. El-Razaz, and M. R. M. Rizk, “Optimization and design centering fo active and nonlinear circuits including component tolerances and model uncertainties,” in Proc Int. Symp. Large Scale Engineering Systems, May 1978, pp. 127-132.