1 V Power Supply, Low-Power Consumption A/D Conversion Technique with Swing-Suppression Noise Shaping

IEEE Journal of Solid-State Circuits

Volumn 29, Issue 12, 1994, Pages 1524-1530

  Matsuya, Yasuyuki ^a   Yamada, Junzo ^a  

^a NTT CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); CAPACITORS; CMOS INTEGRATED CIRCUITS; CORDLESS TELEPHONES; DIGITAL FILTERS; ELECTRIC POWER UTILIZATION; FABRICATION; LEAKAGE CURRENTS; LSI CIRCUITS; SAMPLING; USER INTERFACES; VLSI CIRCUITS;

DIGITAL CORDLESS PHONE; LOW THRESHOLD VOLTAGE TRANSISTORS; MULTITHRESHOLD VOLTAGE CMOS; RF ANALOG INTERFACE; SWING SUPPRESSION NOISE SHAPING;

ANALOG TO DIGITAL CONVERSION;

EID: 0028745173     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.340426     Document Type: Article

References (18)

1. E. A. Vittoz, ' ‘' ‘Low-power design: ways to approach the limits,” in 1994 IEEE Inter. Solid-State Circ. Conf. Dig. Tech. Papers, vol. 37, Feb. 1994, 14-18.
2. S. Mutoh, T. Douseki, Y. Matsuya, J. Yamada, and T. Aoki, “1 V high-speed digital circuit technology with 0.5 um multi-threshold CMOS,” in IEEE Inter. ASIC Conf., Sep. 1993, p. 6.3.
3. A. Chandrakasan, A. Burstein, and R. W. Brodersen, “A low power chipset for portable multimedia applications,” in 1994 IEEE Inter. Solid-State Circ. Conf. Dig. Tech. Papers, vol. 37, Feb. 1994, pp. 82-83.
4. J. B. Burr and J. Shott, “A 200 mV self-testing encoder/decoder using Stanford ultra-low-power CAOS,” in 1994 IEEE Inter. Solid-State Circ. Conf Dig. Tech. Papers, vol. 37, Feb. 1994, pp. 84-85.
5. T. Matsuura, el al. ' ‘' ‘1.2 V Mixed analog/digital circuits using 0.3 pm CMOS LSI technology,” in I994 IEEE Inter. Solid-State Circ. Conf. Tech. vol. 37, Feb. 1994, 250-251.
6. J. H. Huijsing, R. Hogervorst, and K. de Langen, “Low-voltage low-power amplifiers,” in 1993 IEEE Inter. Symp. Circuits Syst., vol. 2, May 1993, pp. 1443-1146.
7. M. Steyeart, J. Crols, S. Gogaert, and W. Sansen, “Low-voltage analog CMOS filter design,” in 1993 IEEE Inter. Symp. Circuits Syst., vol. 2, 1993, 1447-1150.
8. K. Kusumoto, et al. “A 10 b 20 MHz 30 mW pipe lined interpolating CMOS ADC,” in 1993 IEEE Inter. Solid-State Circ. Conf Dig. Tech. vol. Feb 62-63.
9. Y. Matsuya and J. Yamada, “1 V power supply, 384 ks/s 10 b A/D and D/A converter with swing-suppression noise shaping,” in 1994 IEEE Inter. Solid-State Circ. Conf Dig. Tech. Papers, vol. 37, Feb. 1994, pp. 192-193.
10. J. C. Candy and G. C. Temes, “Oversampling method for a/d and d/a conversion,” in Oversampling Delta-Sigma Data Converters, J. C. and G. C. Temes, Eds. New York: IEEE Press, 1991.
11. K. C. H. Chao, S. Nadeem, W. L. Lee, and C. G. Sodini, “A higher order topology for interpolative modulators for oversampling a/d converters,” IEEE Trans. Circuits Syst., vol. 37, pp. 309-318, Mar. 1990.
12. J. C. Candy, “A use of double integration in sigma delta modulation,” IEEE Trans Commun., vol. COM-33, 249-258, Mar. 1985.
13. W. L. Lee and C. G. Sodini, “A topology for higher order interpolative coders,” in Proc. IEEE Inter. Symp. Circuits Syst., May 1987, pp. 459-462.
14. D. B. Ribner, “A comparison of modulator networks for high-order oversampled sigma delta analog-to-digital converters,” IEEE Trans. Circuits Syst., vol. 38, pp. 145-159, Feb. 1991.
15. M. Rebeschini, et al. “A 16-bit 160-kHz CMOS A/D converter using sigma-delta modulation,” IEEE J. Solid-State Circ., vol. 25, pp. 431-440, Apr. 1989.
16. Japan standards for second-generation cordless phone systems, RCR STD-28.
17. B. P. Brandt and B. A. Wooley, “A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion,” IEEE J. Solid-State Circ., vol. 26, 1746-1756, Dec. 1991.
18. Y. Matsuya, K. Uchimura, A. Iwata, and T. Kaneko, “A 17 bit oversampling D to A conversion technology using multistage noise shaping,” IEEE J. Solid-State Circ., vol. 24, no. 4. pp. 969-975, Dec. 1989.