-
1
-
-
0024930551
-
Low current enhancement mode MMIC's for portable communication applications
-
V. Nair, “Low current enhancement mode MMIC's for portable communication applications,” Proc. GaAs IC Symp., 1989, pp. 66–70.
-
(1989)
Proc. GaAs IC Symp.
, pp. 66-70
-
-
Nair, V.1
-
2
-
-
0027641985
-
Microwave performance of low-power ion-implanted implanted 0.25-micron gate GaAs MESFET for low-cost MMIC's applications
-
Aug.
-
P. J. Apostolakis, et al., “Microwave performance of low-power ion-implanted implanted 0.25-micron gate GaAs MESFET for low-cost MMIC's applications,” IEEE Microwave Guide Lett., vol. 3, pp. 278–280, Aug. 1993.
-
(1993)
IEEE Microwave Guide Lett.
, vol.3
, pp. 278-280
-
-
Apostolakis, P.J.1
-
3
-
-
0027224689
-
On the speed and noise performance of direct ion-implanted GaAs MESFET's
-
Jan.
-
M. Feng and J. Lasker, “On the speed and noise performance of direct ion-implanted GaAs MESFET’s,” IEEE Trans. Electron Devices, vol. 40, pp. 9–17, Jan. 1993.
-
(1993)
IEEE Trans. Electron Devices
, vol.40
, pp. 9-17
-
-
Feng, M.1
Lasker, J.2
-
4
-
-
0024983417
-
Pulse-doped GaAs MESFET's with planar self-aligned gate for MMIC
-
S. Nakajima, K. Otobe, N. Kuwata, N. Shiga, K. Matsuzaki, and H. Hayashi, “Pulse-doped GaAs MESFET's with planar self-aligned gate for MMIC,” MTT-S Symp. Dig., 1990, p. 1081.
-
(1990)
MTT-S Symp. Dig.
-
-
Nakajima, S.1
Otobe, K.2
Kuwata, N.3
Shiga, N.4
Matsuzaki, K.5
Hayashi, H.6
-
5
-
-
0024048646
-
Two-dimensional simulation of submicrometer GaAs MESFET's
-
F. He Jiodre, M. Lefevbre, G. Salmer, and O. L. El-Sayed, “Two-dimensional simulation of submicrometer GaAs MESFET’s,” IEEE Trans. Electron Devices, vol. 35, p. 824, 1988.
-
(1988)
IEEE Trans. Electron Devices
, vol.35
, pp. 824
-
-
He Jiodre, F.1
Lefevbre, M.2
Salmer, G.3
El-Sayed, O.L.4
-
6
-
-
0023984067
-
Low-field low frequency dispersion of transconductance in GaAs MESFET's with implications for other rate-dependent dependent anomalies
-
P. H. Ladbrook and S. R. Blight, “Low-field low frequency dispersion of transconductance in GaAs MESFET's with implications for other rate-dependent dependent anomalies,” IEEE Trans. Electron. Devices, vol. 35, p. 257, 1988.
-
(1988)
IEEE Trans. Electron. Devices
, vol.35
, pp. 257
-
-
Ladbrook, P.H.1
Blight, S.R.2
-
7
-
-
85012610220
-
Self-aligned source/drain planar devices for ultrahigh-speed GaAs MESFET VLSI
-
N. Yokoyama, T. Mimura, M. Fukuta, and H. Ishikawa, “Self-aligned source/drain planar devices for ultrahigh-speed GaAs MESFET VLSI,” Proc. Int. Solid-State Circuit Conf., pp. 218–219, 1981.
-
(1981)
Proc. Int. Solid-State Circuit Conf.
, pp. 218-219
-
-
Yokoyama, N.1
Mimura, T.2
Fukuta, M.3
Ishikawa, H.4
-
8
-
-
0020474506
-
A self-aligned implantation for n+ layer technology (SAINT) for high-speed GaAs ICs
-
K. Yamasaki, K. Asai, T. Mizutani, and K. Kurumada, “A self-aligned implantation for n+ layer technology (SAINT) for high-speed GaAs ICs,” Electron. Lett., vol. 18, no. 3, pp. 119–121, 1982.
-
(1982)
Electron. Lett.
, vol.18
, Issue.3
, pp. 119-121
-
-
Yamasaki, K.1
Asai, K.2
Mizutani, T.3
Kurumada, K.4
-
9
-
-
0022151725
-
Buried P-layer SAINT for very high-speed GaAs IC's with submicrometer gate length
-
K. Yamasaki, N. Kato, and M. Hirayama, “Buried P-layer SAINT for very high-speed GaAs IC's with submicrometer gate length,” IEEE Trans. Electron Devices, vol. ED-32, pp. 2420–2425, 1985.
-
(1985)
IEEE Trans. Electron Devices
, vol.ED-32
, pp. 2420-2425
-
-
Yamasaki, K.1
Kato, N.2
Hirayama, M.3
-
10
-
-
0025065919
-
Super low noise self-aligned GaAs MESFET with noise figure of 0.87 dB at 12 GHz
-
K. Hosogi, N. Ayaki, T. Kato, Y. Kohno, H. Nakano, et al., “Super low noise self-aligned GaAs MESFET with noise figure of 0.87 dB at 12 GHz,” in MTT-S Dig., 1990, p. 1257.
-
(1990)
MTT-S Dig.
, pp. 1257
-
-
Hosogi, K.1
Ayaki, N.2
Kato, T.3
Kohno, Y.4
Nakano, H.5
-
11
-
-
0025417495
-
Characteristics including electron velocity overshoot for 0.1-μm-gate-length GaAs SAINT MESFET's
-
T. Enoki, S. Sugitani, and Y. Yamane, “Characteristics including electron velocity overshoot for 0.1-μm-gate-length GaAs SAINT MESFET’s,” IEEE Trans. Electron. Devices, vol. 37, pp. 935–941, 1990.
-
(1990)
IEEE Trans. Electron. Devices
, vol.37
, pp. 935-941
-
-
Enoki, T.1
Sugitani, S.2
Yamane, Y.3
-
12
-
-
0027239316
-
High microwave and ultra-low noise performance of fully ion-implanted GaAs MESFET's with Au/WSiN T-shaped gate
-
Jan.
-
K. Onodera, K. Nishimura, K. Asai, and S. Sugitani, “High microwave and ultra-low noise performance of fully ion-implanted GaAs MESFET's with Au/WSiN T-shaped gate,” IEEE Trans. Electron. Devices, vol. 40, pp. 18–24, Jan. 1993.
-
(1993)
IEEE Trans. Electron. Devices
, vol.40
, pp. 18-24
-
-
Onodera, K.1
Nishimura, K.2
Asai, K.3
Sugitani, S.4
-
13
-
-
0026121290
-
Effects of neutral buried p-layer on high-frequency performance of GaAs-MESFET
-
K. Onodera, M. Tokumitsu, M. Tomisawa, and K. Asai, “Effects of neutral buried p-layer on high-frequency performance of GaAs-MESFET,” IEEE Trans. Electron. Devices, vol. 38, p. 429, 1991.
-
(1991)
IEEE Trans. Electron. Devices
, vol.38
, pp. 429
-
-
Onodera, K.1
Tokumitsu, M.2
Tomisawa, M.3
Asai, K.4
-
14
-
-
0020208082
-
GaAs LSI directed MESFET's with self-aligned implantation for N+ layer technology (SAINT)
-
K. Yamasaki, K. Asai, and K. Kurumada, “GaAs LSI directed MESFET's with self-aligned implantation for N+ layer technology (SAINT), IEEE Trans. Electron. Devices, vol. ED-29, pp. 1772–1777, 1982.
-
(1982)
IEEE Trans. Electron. Devices
, vol.ED-29
, pp. 1772-1777
-
-
Yamasaki, K.1
Asai, K.2
Kurumada, K.3
-
15
-
-
0023539529
-
Low-noise GaAs MESFET by dummy-gate self-alignment technology
-
T. Tambo, O. Ishikawa, H. Yagita, K. Inoue, and T. Onuma, “Low-noise GaAs MESFET by dummy-gate self-alignment technology,” IEEE GaAs IC Symp. Tech. Dig. 1987, p. 49.
-
(1987)
IEEE GaAs IC Symp. Tech. Dig
, pp. 49.
-
-
Tambo, T.1
Ishikawa, O.2
Yagita, H.3
Inoue, K.4
Onuma, T.5
-
16
-
-
0022901411
-
A high performance LDD GaAs MESFET with a refractory metal gate
-
S. Asai, N. Goto, M. Kanamori, Y. Tanaka, and T. Furutsuka, “A high performance LDD GaAs MESFET with a refractory metal gate,” 18th Conf. Solid State Device Materials, 1986, pp. 383–386.
-
(1986)
18th Conf. Solid State Device Materials
, pp. 383-386
-
-
Asai, S.1
Goto, N.2
Kanamori, M.3
Tanaka, Y.4
Furutsuka, T.5
-
17
-
-
0028089478
-
Enhancement-mode GaAs MESFET technology for low consumption power and low noise applications
-
S. Nakajima, K. Matsuzaki, K. Otobe, H. Nishizawa, and N. Shiga, “Enhancement-mode GaAs MESFET technology for low consumption power and low noise applications,” IEEE MTT-S Symp. Dig., 1994, pp. 1443–1446.
-
(1994)
IEEE MTT-S Symp. Dig.
, pp. 1443-1446
-
-
Nakajima, S.1
Matsuzaki, K.2
Otobe, K.3
Nishizawa, H.4
Shiga, N.5
-
18
-
-
0023844609
-
Noise modeling and measurement techniques
-
Jan.
-
A. Cappay, “Noise modeling and measurement techniques,” IEEE Trans. Microwave Theory Tech., vol. 36, pp. 1–9, Jan. 1988.
-
(1988)
IEEE Trans. Microwave Theory Tech.
, vol.36
, pp. 1-9
-
-
Cappay, A.1
|