|
Volumn 29, Issue 12, 1994, Pages 1482-1490
|
A 200 MHz 13 mm2 2-D DCT Macrocell Using Sense-Amplifying Pipeline Flip-Flop Scheme
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ADDERS;
ALGORITHMS;
CMOS INTEGRATED CIRCUITS;
DATA COMPRESSION;
DIFFERENTIAL AMPLIFIERS;
FABRICATION;
IMAGE COMPRESSION;
LSI CIRCUITS;
MOS DEVICES;
MOSFET DEVICES;
PIPELINE PROCESSING SYSTEMS;
TECHNOLOGY;
BIT CARRY SKIP ADDER;
CARRY LOOK AHEAD;
DIFFERENTIAL SYNCHRONOUS SENSE AMPLIFIER;
ITERATIVE MULTIPLIER ACCUMULATORS;
TWO DIMENSIONAL DISCRETE COSINE TRANSFORM MACROCELL;
FLIP FLOP CIRCUITS;
|
EID: 0028733304
PISSN: 00189200
EISSN: 1558173X
Source Type: Journal
DOI: 10.1109/4.340421 Document Type: Article |
Times cited : (116)
|
References (7)
|