![]() |
Volumn , Issue , 1994, Pages 408-414
|
Optimum functional decomposition using encoding
a
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTER ARCHITECTURE;
ELECTRIC NETWORK SYNTHESIS;
ENCODING (SYMBOLS);
EQUIVALENCE CLASSES;
INPUT OUTPUT PROGRAMS;
LOGIC CIRCUITS;
LOGIC GATES;
SEQUENTIAL CIRCUITS;
SEQUENTIAL MACHINES;
STANDARDS;
TABLE LOOKUP;
FIELD PROGRAMMABLE GATE ARRAY;
FUNCTIONAL DECOMPOSITION;
LOGIC SYNTHESIS;
SEQUENTIAL SYNTHESIS;
STATE MACHINE SYNTHESIS;
COMPUTER AIDED LOGIC DESIGN;
|
EID: 0028561315
PISSN: 0738100X
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1145/196244.196440 Document Type: Conference Paper |
Times cited : (26)
|
References (17)
|