BSIM_plus: An Advanced SPICE Model for Submicron MOS VLSI Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 13, Issue 9, 1994, Pages 1166-1170

  Gowda, Sudhir M ^a   Sheu, Bing J ^b  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL INTEGRATED CIRCUITS; ELECTRIC CURRENTS; LINEAR INTEGRATED CIRCUITS; LOGIC DESIGN; MATHEMATICAL MODELS; MOS DEVICES; TRANSISTORS; VLSI CIRCUITS;

ANALOG CIRCUITS; DRAIN CURRENT; SUBMICRON CIRCUITS; SUBMICRON MODELING;

COMPUTER SIMULATION;

EID: 0028501283     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.310905     Document Type: Article

References (12)

1. M. Suzuki, N. Ohkubo, T. Shinbo, T. Yamanaka, A. Shimizu, K. Sasaki, and Y. Nakagome, “A 1.5-ns 32-b CMOS ALU in double pass-transistor logic,” IEEE J. Solid-State Circuits, vol. 28, no. 11, pp. 1145–1151, Nov. 1993.
2. L. Nesbit, B. Chen, J. DeBrosse, J. Gambino, R. Kleinhenz, J. Mandelman, T. Mii, S. Parke, and G. Bronner, “A 0.6-μm 2 256-Mb trench DRAM cell with self-aligned buried strap,” in Tech. Dig. In. Electron Devices Meeting, Wash., D.C., Dec. 1993.
3. A. Vladimirescu and S. Liu, The Simulation of MOS Integrated Circuits Using SPICE2, Electronics Res. Lab., Univ. of California, Berkeley
4. Memo ERL-M80/7, Oct. 1980.
5. B. J. Sheu, D. L. Scharfetter, P. K. Ko, and M.C. Jeng, “BSIM: Berkeley short-channel IGFET model for MOS transistors,” IEEE J. Solid-State Circuits, vol. 22, no. 4, pp. 558–566, Aug. 1987.
6. S. M. Gowda and B. J. Sheu, “Explicit geometry dependence of MOS transistor parameters by the pseudo-boundary method,” Analog Integrated Circuits and Signal Processing, vol. 2, no. 2, pp. 105–115. Apr. 1992.
7. Y. P Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
8. S. M. Gowda, BSIM_plus: An Advanced MOS Transistor Model for VLSI Circuits, Ph.D. Dissertation, Dept. of Electrical Engineering, University of Southern California, Los Angeles, CA, Dec. 1992.
9. B. J. Sheu, W.J. Hsu, and P.K. Ko, “An MOS transistor charge model for VLSI design,” IEEE Trans. Computer-Aided Design, vol. 7, no. 4, pp. 520–527, Apr. 1988.
10. W.J. Hsu, B.J. Sheu, and S. M. Gowda, “Design of reliable VLSI circuits using simulation techniques,” IEEE J. Solid-State Circuits, vol. 26, no. 3, pp. 452–457, Mar. 1991.
11. B. Johnson, T. Quarles, A. R. Newton, D. O. Pederson, and A. Sangiovanni-Vincentelli, SPICE-3e1 User's Guide, Dept. of Electrical Engineering and Computer Sciences, Univ. of California, Berkeley, Apr. 1991.
12. K. Doganis and R. W. Dutton, SUXES-Stanford University Extractor of Model Parameters (User‘s Manual), Stanford Electronics Lab., Stanford Univ. Tech. Rep., Nov. 1982.