DPLL Bit Synchronizer with Rapid Acquisition Using Adaptive Kalman Filtering Techniques

IEEE Transactions on Communications

Volumn 42, Issue 9, 1994, Pages 2673-2675

  Driessen, Peter F ^a  

^a UNIVERSITY OF VICTORIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; DATA ACQUISITION; DATA COMMUNICATION SYSTEMS; DISCRETE TIME CONTROL SYSTEMS; INTERSYMBOL INTERFERENCE; KALMAN FILTERING; MATHEMATICAL MODELS; PROBABILITY; SIGNAL TO NOISE RATIO; SYNCHRONIZATION;

ADAPTIVE KALMAN FILTERING THEORY; BIT SYNCHRONIZER; PACKET RADIO DATA COMMUNICATION SYSTEMS; PHASE DETECTOR; SYMBOL SYNCHRONIZATION;

PHASE LOCKED LOOPS;

EID: 0028497288     PISSN: 00906778     EISSN: None     Source Type: Journal    
DOI: 10.1109/26.317406     Document Type: Article

References (10)

1. R.D. Gitlin and J. Salz, “Timing recovery in PAM systems,” Bell Syst. Tech. J., vol. 50, no. 5, pp. 1645-1669, May—June 1971.
2. D.R. Polk and S.C. Gupta, “Quasi-optimum digital phase-locked loops", IEEE Trans. Comm., vol. COM-21, pp. 75-82, Jan. 1973.
3. P.R. Hirshler and J.P. Perronet, “Simultaneous detection and timing recovery with adaptive filter,” Int. Conf Inform. Theory Syst. Theory Digital Commun., Berlin, Germany, Sept. 1978.
4. E.Akinci, M.Oberle, and G. Maral, “Bit synchronization and detection by extended Kalman filtering algorithm implemented with microprocessor,” IEEE GLOBECOM Conf. 1982, pp. 901-905.
5. O. Nakajima, H.Hikawa, and S.Mori, “Performance improvement of all digital phase-locked loop with adaptive multilevel-quantized phase comparator,” Trans. IEICE, vol. E72, no. 3, pp. 194-201, Mar. 1989.
6. S.A. Merritt, “The iterated extended Kalman phase detector,” IEEE Trans. Commun., vol. 37, pp. 522-526, May 1989.
7. A. Aghamohammadi, H. Meyr, and G. Ascheid, “Adaptive synchronization and channel parameter estimation using an extended Kalman filter,” IEEE Trans. Commun., vol. 37, pp. 1212-1219, Nov. 1989.
8. W. C. Lindsay and C.M. Chic, “A survey of digital phase-locked loops,” Proc. IEEE, vol. 69, pp. 410-431, Apr. 1981.
9. P. Ogmundsen and P. F. Driessen, “Zero-crossing DPLL bit synchronizer with pattern jitter compensation,” IEEE Trans. Commun., vol. 39, pp. 961-969, Apr. 1991.
10. A. H. Jazwinski, Stochastic Processes and Filtering Theory. New York: Academic, 1970, pp. 311-311