An Integrated 16-channel CMOS Time to Digital Converter

IEEE Transactions on Nuclear Science

Volumn 41, Issue 4, 1994, Pages 1104-1108

  Ljuslin, C ^a   Christiansen, J ^a   Marchioro, A ^a   Klingsheim, O ^a  

^a CERN   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

DATA ACQUISITION SYSTEM; DELAY LOCKED LOOP; DRIFT CHAMBER; MAGNETIC SPECTROMETER; TIME TO DIGITAL CONVERTER; VERNIER CIRCUIT;

BUFFER CIRCUITS; CMOS INTEGRATED CIRCUITS; DATA ACQUISITION; DELAY CIRCUITS; ELECTRIC WIRE; FLIP FLOP CIRCUITS; MICROPROCESSOR CHIPS; READOUT SYSTEMS; TIME MEASUREMENT; TIMING CIRCUITS;

ANALOG TO DIGITAL CONVERSION;

EID: 0028494323     PISSN: 00189499     EISSN: 15581578     Source Type: Journal    
DOI: 10.1109/23.322866     Document Type: Article

References (7)

1. G.D. Barr, “Proposal for a precision measurement of ε’ε in CP violating K 0 2π decays.”, CERN SPSC 90–22 SPSC-P253, July 1990.
2. G.D. Barr et al., “Status report on NA48”, CERN SPSLC 91–58 SPSLC-M479, October 1991.
3. Y. Arai, “A CMOS 4ch x lk time memory LSI.”, IEEE 1991 Custom Integrated Circuits Conference”, pp. 10.5.1-10.5.4. 10.5.4.
4. J. U. Horstmann, H. W. Eichel and R. L. Coates, ‘Metastability behaviour of CMOS ASIC flip-flops in theory and test.”, IEEE Journal of Solid States Circuits, vol. 24, nol, pp 146–157, February 1989.
5. C. M. Maunder, R. E. Tulloss, “The test access port and scan architecture”, IEEE Computer Society Press Tutorial, ISBN 0-8186-9070-4. 8186-9070-4.
6. A. Rothermel and F. Dell’ova, “Analog phase measuring circuit for digital CMOS IC’s”, IEEE Journal of Solid State Circuits, vol. 28 no 7 pp 853–856, July 1993.
7. B.G. Taylor, “Multichannel optical fiber distribution system for LHC detector timing and control signals”, 1992 IEEE Nuclear Science Symposium, vol. I, pp 492–494, October 1992.