메뉴 건너뛰기




Volumn 14, Issue 4, 1994, Pages 26-36

Hardware-Software Codesign of Embedded Systems

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; CONTROL EQUIPMENT; CONTROL SYSTEM SYNTHESIS; FINITE AUTOMATA; INTERFACES (COMPUTER); REAL TIME SYSTEMS;

EID: 0028485267     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/40.296155     Document Type: Article
Times cited : (100)

References (14)
  • 1
    • 85031714668 scopus 로고
    • Analysis of Discrete Event Coordination
    • J.W. de Bakker, W.P. de Roever, and G. Rozenberg, eds., Springer-Verlag, Berlin, Heidelberg, Germany
    • R.P. Kurshan, “Analysis of Discrete Event Coordination,” Lecture Notes in Computer Science, J.W. de Bakker, W.P. de Roever, and G. Rozenberg, eds., Springer-Verlag, Berlin, Heidelberg, Germany, 1990, pp. 414–453.
    • (1990) Lecture Notes in Computer Science , pp. 414-453
    • Kurshan, R.P.1
  • 2
    • 0026220148 scopus 로고
    • The Synchronous Approach to Reactive and Real-Time Systems
    • Piscataway, N.J.
    • A. Benveniste and G. Berry, “The Synchronous Approach to Reactive and Real-Time Systems, “ Proc. IEEE, Vol. 79, No. 9, IEEE, Piscataway, N.J., 1991, pp. 1270-1282.
    • (1991) Proc. IEEE , vol.79 , Issue.9 , pp. 1270-1282
    • Benveniste, A.1    Berry, G.2
  • 3
    • 0024705766 scopus 로고
    • Using Statecharts for Hardware Description and Synthesis
    • D. Druzinski and D. Har'el “Using Statecharts for Hardware Description and Synthesis,” IEEE Trans. Computer-Aided Design, Vol. 8, No. 7, 1989, pp. 798–807.
    • (1989) IEEE Trans. Computer-Aided Design , vol.8 , Issue.7 , pp. 798-807
    • Druzinski, D.1    Har'el, D.2
  • 4
    • 0028192014 scopus 로고
    • Codesign from Cospecification
    • Jan.
    • N. Woo, A. Dunlop, and W. Wolf, “Codesign from Co-specification,” Computer, Vol. 27, No. 1, Jan. 1994, pp. 42–47.
    • (1994) Computer , vol.27 , Issue.1 , pp. 42-47
    • Woo, N.1    Dunlop, A.2    Wolf, W.3
  • 5
    • 0028194324 scopus 로고
    • Program Implementation Schemes for Hardware-Software Systems
    • Jan.
    • R.K. Gupta, C.N. Coelho, Jr., and G. De Micheli, “Program Implementation Schemes for Hardware-Software Systems, “ Compute, Vol. 27, No. 1, Jan. 1994, pp. 48–55.
    • (1994) Compute , vol.27 , Issue.1 , pp. 48-55
    • Gupta, R.K.1    Coelho, C.N.2    De Micheli, G.3
  • 6
    • 0026987045 scopus 로고
    • Synthesis of Hardware/Soft-ware Interface in Microcontroller-Based Systems
    • IEEE Computer Society Press, Los Alamitos, Calif.
    • P. Chou, R. Ortega, and G. Borriello, “Synthesis of Hardware/Soft-ware Interface in Microcontroller-Based Systems, “ Proc. Int'l Conf Computer-Aided Design, IEEE Computer Society Press, Los Alamitos, Calif., 1992, pp. 488–495.
    • (1992) Proc. Int'l Conf. Computer-Aided Design , pp. 488-495
    • Chou, P.1    Ortega, R.2    Borriello, G.3
  • 8
    • 0026221661 scopus 로고
    • The Synchronous Data Flow Programming Language LUSTRE
    • IEEE, Sept.
    • N. Halbwachs et al., “The Synchronous Data Flow Programming Language LUSTRE,” Proc. IEEE, Vol. 79, No. 9, IEEE, Sept. 1991, pp. 1305–1320.
    • (1991) Proc. IEEE , vol.79 , Issue.9 , pp. 1305-1320
    • Halbwachs, N.1
  • 9
    • 0026997848 scopus 로고
    • The Princeton University Behavioral Synthesis System
    • Assn. Computing Machinery, June
    • W. Wolf et al., “The Princeton University Behavioral Synthesis System,” Proc. 29th ACM/IEEE Design Automation Conf., Assn. Computing Machinery, June 1992, pp. 182–187.
    • (1992) Proc. 29th ACM/IEEE Design Automation Conf. , pp. 182-187
    • Wolf, W.1
  • 10
    • 84938169061 scopus 로고
    • A Formal Specification Model for Hardware/Software Codesignc
    • University of California at Berkeley, Berkeley, Calif., June
    • M. Chiodo et al., “A Formal Specification Model for Hard-ware/Software Codesign, “ Tech. Report UCB/ERL M93/48, University of California at Berkeley, Berkeley, Calif., June 1993.
    • (1993) Tech. Report UCB/ERL M93/48
    • Chiodo, M.1
  • 11
    • 84938164158 scopus 로고
    • Application of the Synchronous/Reactive Model to the VHDL Language
    • Tech. Report, UCB/ERL-93-10, U.C. Berkeley
    • W. Baker, “Application of the Synchronous/Reactive Model to the VHDL Language,” Tech. Report, UCB/ERL-93-10, U.C. Berkeley, 1993.
    • (1993) , pp. 93-110
    • Baker, W.1
  • 12
    • 0003101648 scopus 로고
    • Sequential Circuit Design Using Synthesis and Optimization
    • CS Press, Oct.
    • E.M. Sentovich et al., “Sequential Circuit Design Using Synthesis and Optimization,” Proc. Int'l Conf. Computer Design, CS Press, Oct. 1992, pp. 328–333.
    • (1992) Proc. Int'l Conf. Computer Design , pp. 328-333
    • Sentovich, E.M.1
  • 14


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.