Weight Shifting Techniques for Self-Recovery Neural Networks

IEEE Transactions on Neural Networks

Volumn 5, Issue 4, 1994, Pages 651-658

  Khunasaraphan, C ^a,b   Vanapipat, K ^a   Lursinsap, C ^a  

^a UNIVERSITY OF LOUISIANA AT LAFAYETTE   (United States)

^b ASSUMPTION UNIVERSITY   (Thailand)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SYSTEM RECOVERY; ELECTRIC FAULT CURRENTS; ERRORS; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; SYSTEMS ANALYSIS; VLSI CIRCUITS;

SELF RECOVERY NEURAL NETWORKS; WEIGHT SHIFTING TECHNIQUES;

NEURAL NETWORKS;

EID: 0028465073     PISSN: 10459227     EISSN: 19410093     Source Type: Journal    
DOI: 10.1109/72.298234     Document Type: Article

References (8)

1. L. Chu and B. Wah, “fault tolerant neural networks with hybrid redundancy,” in IJCNN 1990, pp. II-639-II-649.
2. C.H. Sequin and R. D. Clay, “Fault tolerance in artificial neural networks,” in IJCNN 1990, pp. I-703-I-708.
3. J. Wakerly, Error Detecting Codes, Self-Checking Circuits and Applications. North-Holland Publishing, 1982.
4. D. E. Rumelhart, G. E. Hinton, and R. J. Williams, “Learning internal representation by error propagation,” in Parallel Distributed Processing: Explorations in Microstructure of Cognition, D. E. Rumelhart, J. L. McClelland, and PDP Research Group, Eds. Cambridge, MA: Bradford Books, 1986.
5. J. McClelland and D. Rumelhart, Exploration in Parallel Distributed Processing. Cambridge, MA: MIT Press, 1988.
6. C. Neti, M. H. Schneider, and E.D. Young, “Maximally fault tolerant neural networks,” IEEE Trans. Neural Networks, pp. 14–23, 1992.
7. J. Kim, C. Lursinsap, and S. Park, “Fault-tolerant artificial neural networks,” in Proc. Int. Joint Conf. Neural Networks, 1991, vol. II, p. II-A-951.
8. R. Clay and C. Sequin, “Limiting fault-induced output errors in ANN's,” in Int. Joint Conf Neural Networks, 1991, vol. 2, p. II-A-965.