Analysis of Cyclic Combinational Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 13, Issue 7, 1994, Pages 950-956

  Malik, Sharad ^a  

^a PRINCETON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK SYNTHESIS; ELECTRIC NETWORK TOPOLOGY; FORMAL LOGIC; REDUNDANCY; SEQUENTIAL CIRCUITS;

BUS STRUCTURES; CLUMSY WORK AROUNDS; CYCLIC COMBINATIONAL CIRCUITS; FEEDBACK; LOGIC ANALYSIS; LOGIC SYNTHESIS; TIMING ANALYSIS;

COMBINATORIAL CIRCUITS;

EID: 0028461499     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.293952     Document Type: Article

References (13)

1. P. Ashar, S. Malik, and S. Rothweiler, “Functional timing analysis using ATPG,” in Proc. European Design Automation Conf., Feb. 1993.
2. R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, “MIS: A multiple-level logic optimization system,” IEEE Trans. Computer-Aided Aided Design, pp. 1062–1081, Nov. 1987.
3. R. E. Bryant, “Graph-Based Algorithms for Boolean Function Manipulation,” in IEEE Trans. Comput., vol. C-35, pp. 677–691, Aug. 1986.
4. R. E. Bryant, “Boolean analysis of MOS circuits,” IEEE Trans. Computer-Aided Design, pp. 634–649, July 1987.
5. J. A. Brzozowski and C. J. Seger, “Advances in asynchronous circuit theory—Part I: Gate and Unbounded Inertial Delay Models,” Bulletin European Assoc. Theoretical Comput. Sci., Oct. 1990.
6. H. C. Chen and D. H. C. Du, “Path sensitization in critical path problem,” IEEE Trans. Computer-Aided Design, pp. 196–207, Feb. 1993.
7. S. Devadas, K. Keutzer, and S. Malik, “Delay computation in combinational circuits: Theory and algorithms,” in Proc. Int. Conf. Computer-Aided Aided Design, Nov. 1991.
8. W. H. Kautz, “The necessity of closed loops in minimal combinational circuits,” IEEE Trans. Comput., pp. 162–164, Feb. 1970.
9. D. Krager, R. Motwani, and G. D. S. Ramkumar, “On approximating the longest path in a graph,” Tech. Rep., Dept. of Comput. Sci., Stanford Univ., 1993.
10. S. Malik and P. Ashar, “Synthesis and testing of cyclic combinational circuits,” Tech. Rep., Dept. of Elect. Eng. Princeton Univ., 1993. In preparation.
11. P. C. McGeer and R. K. Brayton, Integrating functional and temporal domains in logic design. Kluwer Academic Publishers, 1991.
12. P. C. McGeer, A. Saldanha, R. K. Brayton, and A. Sangiovanni-Vincentelli, Vincentelli, “Timing analysis and delay-fault test generation using path recursive functions,” in Proc. Int. Conf. Computer-Aided Design, Nov. 1991.
13. L. Stok, “False loops through resource sharing,” in Proc. Int. Conf. Computer-Aided Design, Nov. 1992, pp. 345–348.