메뉴 건너뛰기




Volumn 43, Issue 6, 1994, Pages 759-764

Design of CAECC—Cellular Automata Based Error Correcting Code

Author keywords

Cellular automata; error correcting code; fault tolerance

Indexed keywords

CELLULAR ARRAYS; COMPUTATIONAL COMPLEXITY; DATA COMMUNICATION SYSTEMS; DECODING; DIGITAL COMMUNICATION SYSTEMS; ERROR CORRECTION; ERROR DETECTION; FAULT TOLERANT COMPUTER SYSTEMS; FINITE AUTOMATA; FORMAL LOGIC; MATRIX ALGEBRA;

EID: 0028449533     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.286310     Document Type: Article
Times cited : (56)

References (16)
  • 1
    • 46149128523 scopus 로고
    • Random sequence generation by cellular automata
    • S. Wolfram, “Random sequence generation by cellular automata,” Advances Appl. Math., vol. 7, pp. 127-169, 1986.
    • (1986) Advances Appl. Math. , vol.7 , pp. 127-169
    • Wolfram, S.1
  • 2
    • 0025402263 scopus 로고
    • Cellular automata circuits for built-in Self test
    • Mar./May
    • P. D. Hortensius et al., “Cellular automata circuits for built-in Self test,” IBM J. Res. Dev., vol. 34, no. 2/3, Mar./May 1990.
    • (1990) IBM J. Res. Dev. , vol.34 , Issue.2
    • Hortensius, P.D.1
  • 3
    • 0025211461 scopus 로고
    • Efficient characterization of cellular automata
    • Jan.
    • A. K. Das and P. Palchaudhuri, “Efficient characterization of cellular automata,” Proc. IEE (Part E), vol. 137, no. 1, Jan. 1990.
    • (1990) Proc. IEE (Part E) , vol.137 , Issue.1
    • Das, A.K.1    Palchaudhuri, P.2
  • 5
    • 0025454898 scopus 로고
    • Error-control coding in computers
    • July
    • E. Fujiwara and D. K. Pradhan, “Error-control coding in computers,” IEEE Comput. Mag., vol. 23, pp. 63-72, July 1990.
    • (1990) IEEE Comput. Mag. , vol.23 , pp. 63-72
    • Fujiwara, E.1    Pradhan, D.K.2
  • 7
    • 0000539531 scopus 로고
    • A construction method of high speed decoders using ROM’s for BCH and RS codes
    • Oct.
    • H. Okano and H. Imai, “A construction method of high speed decoders using ROM’s for BCH and RS codes,” IEEE Trans. Comput., vol. C-36, Oct. 1987.
    • (1987) IEEE Trans. Comput. , vol.C-36
    • Okano, H.1    Imai, H.2
  • 8
    • 0021379788 scopus 로고
    • Architecture design for VLSI design of RS decoders
    • Feb.
    • K. Y. Liu, “Architecture design for VLSI design of RS decoders,” IEEE Trans. Comput., vol. C-33, Feb. 1984.
    • (1984) IEEE Trans. Comput. , vol.C-33
    • Liu, K.Y.1
  • 9
    • 0025594951 scopus 로고
    • Signature analyzers based on additive cellular automata
    • U.K., June
    • A. K. Das et al., “Signature analyzers based on additive cellular automata,” in Proc. FTCS-20, U.K., June 1990, pp. 265-272.
    • (1990) Proc. FTCS-20 , pp. 265-272
    • Das, A.K.1
  • 10
    • 84941604108 scopus 로고
    • Cellular automata—Theory and applications
    • nos. 3 and 4
    • S. Misra, A. K. Das, D. Roy Chowdhury, and P. Pal Chaudhry, “Cellular automata—Theory and applications,” JIETE, vol. 36, nos. 3 and 4, pp. 251-259, 1990.
    • (1990) JIETE , vol.36 , pp. 251-259
    • Misra, S.1    Das, A.K.2    Roy Chowdhury, D.3    Pal Chaudhry, P.4
  • 15
    • 0026170024 scopus 로고
    • A new framework for designing and analyzing BIST techniques and zero aliasing compression
    • June
    • D. K. Pradhan and S. K. Gupta, “A new framework for designing and analyzing BIST techniques and zero aliasing compression,” IEEE Trans. Comput., vol. 40, pp. 743-763, June 1991.
    • (1991) IEEE Trans. Comput. , vol.40 , pp. 743-763
    • Pradhan, D.K.1    Gupta, S.K.2
  • 16
    • 84937352112 scopus 로고
    • Cellular arrays for the parallel implementation of binary error-correcting codes
    • Sept.
    • K. N. Levitt and W. H. Kautz, “Cellular arrays for the parallel implementation of binary error-correcting codes,” IEEE Trans. Info. Theory, vol. IT-15, pp. 597-607, Sept. 1969.
    • (1969) IEEE Trans. Info. Theory , vol.IT-15 , pp. 597-607
    • Levitt, K.N.1    Kautz, W.H.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.