Asynchronous Circuits for Low Power: A DCC Error Corrector

IEEE Design & Test of Computers

Volumn 11, Issue 2, 1994, Pages 22-32

  Van Berkel, Kees ^a   Burgess, Ronan ^a   Kessels, Joep ^a   Roncken, Marly ^a   Schalij, Frits ^a   Peeters, A D ^b  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING LANGUAGES; DIGITAL DEVICES; ERROR CORRECTION; VLSI CIRCUITS;

ASYNCHRONOUS CIRCUITS; DIGITAL COMPACT CASSETTES;

ASYNCHRONOUS SEQUENTIAL LOGIC;

EID: 0028447868     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.282442     Document Type: Article

References (17)

1. G.C.P. Lokhoff, “DCC—Digital Compact Cassette,” IEEE Trans. Consumer Electronics, Vol. 37, No.3, Aug. 1991, pp. 702–706.
2. A.P. Chandrakasan, S. Sheng, and R.W. Broderson, “Low-Power CMOS Digital Design,” IEEE J. Solid-State Circuits, Vol. 27, No.4, 1992, pp. 473–483.
3. F. Schalij, “Tangram Manual,” Tech. Report LR 008/93, Philips Research Laboratories, Eindhoven, The Netherlands, 1993.
4. C.A.R. Hoare, “Communicating Sequential Processes,” Comm. ACM, Vol. 21, No.8, 1978, pp. 666–677.
5. Occam Programming Manual, lnmos Limited, ed., Series in Computer Science, Prentice-Hall Int'l 1984.
6. A.J. Martin, “Syntax-Directed Translation of Concurrent Programs into Self-Timed Circuits,” Proc. Sixth MIT Conf. Adv. Research in VLSI, MIT Press, Cambridge, Mass., 1990, pp. 35–50.
7. A.J. Martin, “Programming in VLSI: from Communicating Processes to Delay-Insensitive Circuits,” UT Year of Programming: Institute on Concurrent Programming, C.A.R. Hoare, ed., Addison-Wesley, Reading, Mass., 1989, pp. 1–64.
8. E. Brunvand and R. Sproull, “Translating Concurrent Programs into Delay-Insensitive Circuits,” Proc. IEEE Int'l Conf Computer-Aided Design, IEEE Computer Society Press, Los Alamitos, Calif., 1989, pp. 262–265.
9. K. van Berkel et al., “The VLSI·Programming Language Tangram and Its Translation into Handshake Circuits,” Proc. European Design Automation Conf, CS Press, 1991, pp. 384–389.
10. K. van Berkel, Handshake Circuits: An Asynchronous Architecture for VLSI Programming, Int'l Series on Parallel Computation 5, Cambridge University Press, Cambridge, England, 1993.
11. S.M. Omstein M.J. Stucki, and W.A. Clark, “A Functional Description of Macromodules,” Proc. Sprint Joint Computer Conf., AFIPS, 1967, pp. 337–355.
12. C.L. Seitz, “System Timing,” Introduction to VLSI Systems, C.A. Mead and L.A. Conway, eds., Addison-Wesley, 1980.
13. M. Roncken and R. Saeijs, “Linear Test Times for Delay-Insensitive Circuits: A Compilation Strategy,” Proc. IFIP we 10.5 Working Conf. Asynchronous Design Methodologies, 1993, pp. 13–27.
14. J. Kessels et al., “VLSI Programming of a Low-Power Asynchronous Error Corrector for the DCC Player,” Tech. Report TN 023/94, Philips Research Laboratories, 1994.
15. J. Kessels et al., “An Error Decoder for the Compact Disc Player as an Example of VLSI Programming,” Proc. European Design Automation Conf., 1992, pp. 69–74.
16. J. Kessels, “Derivation of a Low-Power Reed-Solomon Decoder for the DCC Player,” Tech. Report TN 034/94, Philips Research Laboratories, 1994.
17. K. van Berkel et al., “A Fully Asynchronous Low-Power Error Corrector for the DCC Player, ”Proc. IEEE Int'l Solid-State Circuits Conf, 1994, p. TA5.4.