Satisfaction of Input and Output Encoding Constraints

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 13, Issue 5, 1994, Pages 589-602

  Saldanha, Alexander ^a   Villa, Tiziano ^b   Brayton, Robert K ^b   Sangiovanni Vincentelli, Alberto L ^b  

^a CADENCE DESIGN SYSTEMS   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; ENCODING (SIGNAL); LOGIC CIRCUITS;

CIRCUIT AREA; DIGITAL CIRCUITS; ENCODING BITS; LOGIC SYNTHESIS;

INTEGRATED CIRCUITS;

EID: 0028430597     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.277632     Document Type: Article

References (30)

1. M. Beardslee and A. Sangiovanni-Vincentelli, “An algorithm for improving partitions of pin-limited multi-chip systems,” in Proc. Int. Conf. Computer-Aided Design, Nov. 1993.
2. R. Brayton, G. Hachtel, C. McMullen, and A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis. Boston, MA: Kluwer Academic, 1984.
3. R. Brayton, A. Sangiovanni-Vincentelli, and G. Hachtel, “MultiLevel logic synthesis,” Proc. IEEE, vol. 78, pp. 264–300, Feb. 1990.
4. K-T. Cheng and V. D. Agrawal, “State assignment for initializable synthesis,” in Proc. Int. Conf. Computer-Aided Design, Nov. 1989, pp. 212–215.
5. M. Ciesielski, J.-J. Shen, and M. Davio, “A unified approach to input-output output encoding for FSM state assignment,” Proc. Design Autom. Conf, June 1991, pp. 176–181.
6. G. Cybenko, D. Krumme,m and K. Venkataraman, “Fixed hypercube embedding,” Info. Processing Lett., vol. 25, pp. 35–39, Apr. 1987.
7. G. DeMicheli, “Symbolic design of combinational and sequential logic circuits implemented by two-level logic macros,” IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 597–616, Oct. 1986.
8. G. DeMicheli, R. Brayton, and A. Sangiovainii-Vincentelli, “Optimal state assignment for finite state machines,” IEEE Trans. Computer-Aided Design, vol. CAD-4, pp. 269–285, July 1985.
9. S. Devadas, H.T. Ma, R. Newton, and A. Sangiovanni-Vincentelli, “A synthesis and optimization procedure for fully and easily testable sequential machines,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 1100–1107, Oct. 1989.
10. S. Devadas and R. Newton, “Corrections to ‘Exact algorithms for output encoding, state assignment and four-level Boolean minimization,” IEEE Trans. Computer-Aided Design, vol. 10, pp. 1469–1469, Nov. 1991.
11. S. Devadas and R. Newton, “Exact algorithms for output encoding, state assignment and four-level Boolean minimization,” IEEE Trans. Computer-Aided Design, vol. 10 pp. 13–27, Jan. 1991.
12. C. Duff, “Codage d’automates et theorie des cubes intersectants,” Thèse, Institut National Polytechnique de Grenoble, Mar. 1991.
13. B. Kernighan and S. Lin, “An efficient heuristic procedure for partitioning graphs,” Bell Syst. Tech. J., pp. 291–307, Feb. 1970.
14. D. Krumme, K. Venkataraman, and G. Cybenko. “Hypercube embedding is NP-complete,” in Proc. SIAM Hypercube Conf., Sept. 1985, pp. 148–157.
15. L. Lavagno, S. Malik, R.K. Brayton, and A. Sangiovanni-Vincentelli, “Symbolic minimization of multilevel logic and the input encoding problem,” IEEE Trans. Computer-Aided Design, vol. 11, pp. 825–843, July 1992.
16. L. Lavagno, C. W. Moon, R. K. Brayton, and A. Sangiovanni-Vineentelli, “Solving the state assignment problem for signal transition graphs,” in Proc. Design Autom, Conf., June 1992, pp. 568–572.
17. L. Lavagno, T. Villa, and A. Sangiovanni-Vincentelli, “Advances in encoding for logic synthesis,” in Progress in Computer Aided VLSI design, G. Zobrist ed. Ablex, Norwood, 1994.
18. B. Lin and R. Newton, “A generalized approach to the constrained cubical embedding problem,” in Proc. Int. Conf. Computer Design, 1989.
19. M. Marcus, “Derivation of maximal compatibles using Boolean algebra,” IBM J. Res. Devel., pp. 537–538, Nov. 1964.
20. R. Murgai, R. Brayton, and A. Sangiovanni-Vincentelli, “Using Encoding in Functional Decomposition,” manuscript in preparation, 1993.
21. R. Rudell, “Logic Synthesis for VLSI Design,” Ph. D. dissertation, Tech. Rep. UCB/ERL M89/49, Univ. California-Berkeley, Apr. 1989.
22. R. Rudell and A. Sangiovanni-Vincentelli, “Multiple-valued minimization for PLA optimization,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 727–750, Sept. 1987.
23. A. Saldanha and R. Katz, “PLA optimization using output encoding,” in Pros. Int. Conf. Computer-Aided Design, Nov. 1988, pp. 478–481.
24. G. Saucier, C. Duff, and F. Poirot, “State assignment using a new embedding method based on an intersecting cube theory.” in Proc. Design Autom, Conf., June 1989, pp. 321–326.
25. P. Srimani. “MOS networks and fault-tolerant sequential machines.” Computers and Electrical Engineering, 8(4): 249–266, 1981.
26. P. Srimani and B. Sinha, “Fail-safe realisation of sequential machines with a new two-level MOS module,” Computers and Electrical Engineering, vol. 7, pp. 163–173, 1980.
27. J. H. Tracey, “Internal state assignments for asynchronous sequential machines,” IEEE Trans. Electron. Computers. vol. EC-15, pp. 551–560. Aug. 1966.
28. T. Villa, A. Saldanha, R. Brayton, and A. Sangiovanni-Vincentelli. “Symbolic Two-Level Minimization for Input and Output Encoding,'” manuscript in preparation, 1994.
29. T. Villa and A. Sangiovanni-Vincentelli, “NOVA: State assignment for optimal two-level logic implementations,” IEEE Trans. Computer-Aided Design, vol. 9, pp. 905–924, Sept. 1990.
30. S. Yang and M. Ciesielski, “Optimum and suboptimum algorithms for input encoding and its relationship to logic minimization.” IEEE Trans. Computer-Aided Design, vol. 10, pp. 4–12, Jan. 1991.