Analytical MOSFET Model for Quarter Micron Technologies

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 13, Issue 5, 1994, Pages 610-615

  Miura Mattausch, Mitiko ^a  

^a SIEMENS AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; INTEGRATED CIRCUIT LAYOUT; MICROELECTRONICS;

CIRCUIT SIMULATION; DIGITAL CIRCUITS; SHORT CHANNEL TRANSISTORS;

MOSFET DEVICES;

EID: 0028424481     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.277634     Document Type: Article

References (22)

1. S. M. Sze, Physics of Semiconductor Devices, 2nd ed. New York: Wiley, 1981, ch. 8
2. Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
3. H. C. DeGraaff and F. M. Klaassen, Compact Transistor Modelling for Circuit Design. Wein Austria: Springer-Verlag, 1989.
4. R. R. Troutman, “VLSI limitations from drain-induced barrier lowering,” IEEE Trans. Electron Devices, vol. ED-26, pp. 461–469. Apr. 1979.
5. L. D. Yau, “A simple theory to predict the threshold voltage of short-channel channel IGFET’s,” Solid-State Electron., vol. 17. pp. 1059–1063. Oct. 1974.
6. M. Miura-Mattausch and H. Jacobs, “Analytical model for circuit simulation with quarter micron MOSFET’s: Subthreshold characteristics,” Jap. J. Appl. Phys., 29, pp. L2279-2282, Dec. 1990.
7. M. Kakumu, M. Kinugawa, and K. Hashimoto, “Choice of power-supply voltage for half-micrometer and lower submicrometer CMOS devices.” IEEE Trans. Electron Devices, vol. 37, pp. 1334–1342, May 1990.
8. J. R. Brews, “A charge-sheet model of the MOSFET.” Solid-State Electron., vol. 21, pp. 345–355. Feb. 1978.
9. G. Baccarani, M. Rudan and G. Spadini. “Analyical i.g.f.e.t. model including drift and diffusion currents,” IEEE J. Solid-State Electron Dev. vol. 2, pp. 62–68, Mar. 1978.
10. F. Van de Wiele, “A long-channel MOSFET model.” Solid-State Elecron., vol. 22, pp. 991–997, Dec. 1979.
11. H. C. Pao and C. T. Sah, “Effects of diffusion current on characteristics of metal-oxide (insulator)—Semiconductor transistors.” Solid-State Electron., vol. 9, pp. 927–937, Oct. 1966.
12. C. T. Sah and H. C. Pao, “The effect of fixed charge on the characteristics of metal-oxide semiconductor transistors,” IEEE Trans. Electron Devices, vol. ED-13, pp. 393–409. Apr. 1966.
13. T. Grotjohn and B. Hoefflinger, “A parametric short-channel MOS transistor model for subthreshold and strong inversion current,” IEEE Trans. Electron Devices, vol. ED-31, pp. 234–246. Feb. 1984
14. P. Yang and P. K. Chatterjee, “SPICE modeling for small geometry MOSFET circuits,” IEEE Trans. Computer-Aided Design, vol. CAD-1. pp. 169–182, Oct. 1982.
15. W. Budde and W. H. Lamfried, “A charge-sheet capacitance model based on drain current modeling,” IEEE Trans. Electron Devices, vol. 37, pp. 1678–1687, July 1990.
16. T. Ando, A. B. Fowler and F. Stern, “Electronic properties of two-dimensional dimensional systems,” Rev. Mod. Phys., vol. 54, pp. 437-672, 1982.
17. C. Mazure and M. Orlowski, “Oxidation induced local channel dopant accumulation,” in Proc. ESSDERC, pp. 477-480, 1987.
18. N. D. Arora, “Semi-empirical model for the threshold voltage of a double implanted MOSFET and its temperature dependence,” Solid-State State Electron., vol. 30, pp. 559–569, May 1987.
19. M. Miura-Mattausch and U. Weinert, “Unified MOSFET model for all channel lengths down to quarter micron,” IFICE Trans. Electron., vol. E75-C, pp. 172–180, Feb. 1992.
20. K. K. Thomber, “Relation of drift velocity to low-field mobility and high-field saturation velocity,” J. Appl. Phys. vol. 51, pp. 2127–2136, Apr. 1980.
21. D. L. Scharfetter and H. K. Gummel. IEEE Trans. Electron Devices, vol. ED-16, pp. 64–77, Jan. 1969.
22. A. Hiroki, S. Odanaka, K. Ohe, and H. Esaki, “A mobility model for submicrometer MOSFET device simulations.” IEEE Electron Device Lett., vol. EDL-8, pp. 231–233, May 1987.