A 10-b 50 MS/s 500-mW A/D Converter Using a Differential-Voltage Subconverter

IEEE Journal of Solid-State Circuits

Volumn 29, Issue 4, 1994, Pages 516-522

  Miki, Takahiro ^a   Kinoshita, Yasushi ^a   Igarashi, Takayuki ^a   Okada, Keisuke ^a  

^a MITSUBISHI ELECTRIC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); CMOS INTEGRATED CIRCUITS; CODES (SYMBOLS); CODING ERRORS; COMPUTER ARCHITECTURE; ENCODING (SYMBOLS); ERROR CORRECTION; INTERPOLATION; LADDER NETWORKS; POWER SUPPLY CIRCUITS; SIGNAL PROCESSING;

ANALOG TO DIGITAL CONVERTER; BICMOS A/D CONVERTER; CR DELAY; DIFFERENTIAL VOLTAGE SUBCONVERTER; DIGITAL CODE; EMITTER COUPLED PAIRS; LADDER RESISTOR; S/H CIRCUIT; VBE MODULATION;

ANALOG TO DIGITAL CONVERSION;

EID: 0028419251     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.280702     Document Type: Article

References (8)

1. P. Vorenkamp and J. P. M. Verdaasdonk, “A 10-bit, 50MS/s pipelined ADC,” in ISSCC Dig. Tech. Papers, Feb. 1992, pp. 32-33.
2. W. T. Colleran, T. H. Phan, and A. A. Abidi, “A 10b, l00MS/s pipelined A/D converter,” in ISSCC Dig. of Tech. Papers, Feb. 1993, pp. 68-69.
3. K. Sone, N. Nakadai, Y. Nishida, M. Ishida, Y. Sekine, and M. Yotsuyanagi, “A 10b lOOMS/s pipelined subranging BiCMOS ADC,” in ISSCC Dig. Tech. Papers, Feb. 1993, pp. 66-67.
4. M. Yotsuyanagi, T. Etoh, and K. Hirata, “A 10-b 50-MHz pipelined CMOS A/D converter with S/H,” IEEE J. Solid-State Circuits, vol. 28, no. 3, pp. 292-300, Mar. 1993.
5. R. E. J. van de Grift, I. W. J. M. Rutten, and M. van der Veen, “An 8-bit video ADC incorporating folding and interpolation techniques,” IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 944-953, Dec. 1987.
6. H. Kouno, T. Kumamoto, T. Miki, Y. Kinoshita, T. Igarashi, and K. Okada, “A 10-bit 50MS/s 500mW A/D converter using differential-voltage subconverter,” in 1993 Symp. VLSI Circuits Dig. Tech. Papers, May 1993, pp. 123-124.
7. R. Petschacher, B. Zojer, B. Astegher, H. Jessner, and A. Lechner, “A 10b 75-MSPS subranging A/D converter with integrated sample and hold,” IEEE J. Solid-State Circuits, vol. 25, no. 6, pp. 1339-1346, Dec. 1990.
8. T. Miki, Y. Nakamura, K. Okada, and Y. Horiba, “Transient analysis of switched current source,” IEICE Trans. Electron., vol. E75-C, no. 3, pp. 288-296, Mar. 1992.