A 700-MHz Switched-Capacitor Analog Waveform Sampling Circuit

IEEE Journal of Solid-State Circuits

Volumn 29, Issue 4, 1994, Pages 500-508

  Haller, Gunther M ^a   Wooley, Bruce A ^b  

^a SLAC NATIONAL ACCELERATOR LABORATORY   (United States)

^b STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CHARGE COUPLED DEVICES; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; DATA ACQUISITION; DATA STORAGE EQUIPMENT; ELECTRIC WAVEFORMS; SIGNAL PROCESSING; SWITCHING CIRCUITS; WAVEFORM ANALYSIS;

ANALOG MEMORY CIRCUIT; ANALOG SAMPLING SYSTEM; ANALOG SWITCHED CAPACITOR MEMORY CIRCUIT; ANALOG WAVEFORM; SWITCHED CAPACITOR CIRCUIT; TWO CHANNEL MEMORY;

LINEAR INTEGRATED CIRCUITS;

EID: 0028418296     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.280700     Document Type: Article

References (25)

1. R. Larsen, “Overview of the data acquisition electronics system design for the SLAC linear collider detector (SLD),” IEEE Trans. Nucl. Set, vol. NS-33, No. 1, pp. 65-72, Feb. 1986.
2. M. Pelgrom, A. Duinmaijer, and A. Welbers, “Matching properties of MOS transistors,” IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1439, Oct. 1989.
3. K. Lakshmikumar, R. Hadaway, and M. Copeland, “Characterization and modeling of mismatch in MOS transistors for precision analog design,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 1057-1066, Dec. 1986.
4. J. McCreary, “Matching properties, and voltage and temperature dependence of MOS capacitors,” IEEE J. Solid-State Circuits, vol. SC-16, pp. 608-616, Dec. 1981.
5. K. Nagaraj, “Switched-capacitor delay circuit that is insensitive to capacitor mismatch and stray capacitance.” Electron. Lett., vol. 20, pp. 663-664, Aug. 1984.
6. J. Walker, S. Chae, S. Shapiro, and R. Larsen, “Microstore—The Stanford analog memory unit,” IEEE Trans. Nucl. Sci., vol. NS-32, No. 1, pp. 616-621, Feb. 1985.
7. D. Freytag and J. Walker, “Performance report for Stanford/SLAC microstore analog memory unit,” IEEE Trans. Nucl. Sci., vol. NS-32, No. 1, pp. 622-625, Feb. 1985.
8. G. Haller, D. Freytag, J. Walker, and S. Chae, “Performance report for Stanford/SLAC multichannel sample and hold device,” IEEE Trans. Nucl. Sci., vol. NS-33, No. 1, pp. 221-225, Feb. 1986.
9. E. Franchi, M. Tartagni, R. Guerrieri, and G. Baccaranie, “Random access analog memory for early vision,” IEEE J. Solid-State Circuits, vol. 27, pp. 1105-1109, July 1992.
10. K. Matsui, T. Matsuura, S. Fukasawa, Y. Izawa, Y. Toba, N. Miyake, and K. Nagasawa, “CMOS video filters using switched capacitor 14-MHz circuits,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1096-1101, Dec. 1985.
11. S. Kleinfelder, “A 4096 cell switched capacitor analog waveform storage integrated circuit,” IEEE Trans. Nucl. Sci., vol. NS-37, pp. 1230-1236, June 1990.
12. D. Munday et al., “A 66 MHz, 32-channel analog memory circuit with data selection for fast silicon detectors,” Nucl. Inst. and Meth. in Phys. Research, vol. A-326, pp. 100-111, 1993.
13. R. Horisberger and D. Pitzl, “A novel readout chip for silicon strip readout detectors with analog pipeline and digitally controlled analog signal processing,” Nucl. Inst. and Meth. in Phys. Research, vol. A-326, pp. 92-99, 1993.
14. J. Moeschen, A. Caldwell, L. Hervas, B. Hosticka, U. Koetz, and B. Sippach, “High-speed analog CMOS pipeline system,” Nucl. Inst. and Meth. in Phys. Research, vol. A-288, pp. 180-186, 1990.
15. J. Pellegrin, M. Ross, B. Scott, and D. Wilson, “Beam trajectory acquisition system for the arcs of the Stanford linear collider,” Proc. IEEE Particle Accelerator Conference, vol. 2, pp. 673-675, May 1991.
16. M. Ross, “Beam diagnostics and control of SLC,” Proc. IEEE Particle Accelerator Conference, vol. 2, pp. 508-511, May 1991.
17. R. Ruth, “Linear colliders,” SLAC-PUB-5597, July 1993.
18. B. Sheu and C. Hu, “Switch-induced error voltage on a switched capacitor,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 519-525, Aug. 1984.
19. G. Haller, “High-speed, high-resolution analog waveform sampling in VLSI technology,” Ph.D. dissertation, Stanford University 1994.
20. G. Wegeman, E. Vittoz, and F. Rahali, “Charge injection in analog MOS switches,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 1091-1097, Dec. 1987.
21. J. Shieh, M. Patil, and B. Scheu, “Measurement and analysis of charge injection in MOS analog switches,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 277-281, Apr. 1987.
22. Y. Arai and T. Baba, “A CMOS time to digital converter VLSI for high-energy physics,” in Symposium on VLSI Circuits Digest of Technical Papers, pp. 121-122, June 1988.
23. P. Gray and R. Meyer, “MOS operational amplifier design—a tutorial overview,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 969-982, Dec. 1982.
24. B. Peetz, A. Muto, and J. Neil, “Measuring waveform recorder performance,” Hewlett Packard J., vol. 33, no. 11, pp. 21-29, Nov. 1982.
25. B. Boser, K. Karman, H. Martin, and B. Wooley, “Simulating and testing oversampled analog-to-digital converters,” IEEE J. Solid-State Circuits, vol. SC-7, pp. 668-673, June 1988.