A Switched Capacitor Circuit Simulator: AWEswit

IEEE Journal of Solid-State Circuits

Volumn 29, Issue 3, 1994, Pages 217-225

  Rohrer, Ronald A ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL FILTERS; SIGNAL PROCESSING; SWITCHING NETWORKS;

SIGNAL SIMULATORS; SOLID STATE CIRCUITS; SWITCHED CIRCUITS;

INTEGRATED CIRCUITS;

EID: 0028386026     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.278343     Document Type: Article

References (22)

1. R. Gregorian and G. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986.
2. M. L. Liou, Y.-L. Kuo, and C. F. Lee, “A tutorial on computer-aided analysis of switched-capacitor circuits,” Proc. IEEE, Aug. 1983.
3. L. W. Nagel, “SPICE2: A computer program to simulate semiconductor circuits,” Electron. Res. Lab. Rep. ERL M520, Univ. California, Berkeley, May 1975.
4. M. L. Liou and Y. L. Kuo, “Exact analysis of swtiched-capacitor circuits with arbitrary inputs,” IEEE Trans. Circuits Syst., Apr. 1979.
5. C. F. Kurth and G. S. Moschytz, “Nodal analysis of swtiched capacitor networks,” IEEE Trans. Circuits Syst., Feb. 1979.
6. K. Suyama, S. C. Fang, and Y. Tsividis, “Simulation of mixed switched-capacitor/digital networks with signal driven switches,” IEEE J. Solid-State Circuits, pp. 1403-1413, Dec. 1990.
7. K. Suyama and S. C. Fang, User’s Manual for SWITCAP2 Version 1.0, Columbia Univ. 1991.
8. H. J. De Man, J. Rabaey, G. Amout, and J. Vandewalle, “Practical implementation of a general computer aided design technique for switched capacitor circuits,” IEEE J. Solid-State Circuits, pp. 190-200, Apr. 1980.
9. T. Chanak, R. Chadha, and K. Singhal, “Switched capacitor simulation models for full chip verification,” in Proc. IEEE Custom Integrated Circuits Conf, 1989, pp. 21.1.1-21.1.4.
10. J. Singh and R. Saleh, “iMACSIM: A program for multi-level analog circuit simulation,” in Proc. IEEE Int. Conf. Comput. Aided Design, 1991, pp. 16-19.
11. R. J. Trihy and R. A. Rohrer, “AWEswit: A switched capacitor circuit simulator,” in Proc. IEEE Custom Integrated Circuits Conf, 1993.
12. X. Huang, V. Raghavan, and R. A. Rohrer, “AWEsim: A program for the efficient analysis of linear(ized) circuits,” in Proc. IEEE Int. Conf Comput. Aided Design, Nov. 1990, pp. 534-537.
13. L. T. Pillage and R. A. Rohrer, “Asymptotic waveform evaluation for timing analysis,” IEEE Trans. Comput.-Aided Design, vol. 9, no. 4, pp. 352-366, Apr. 1990.
14. C. M. Wolff and L. R. Carley, “Simulation of delta-sigma modulators using behavioral models,” in Proc. IEEE Int. Symp. Circuits Syst., 1990.
15. G. A. Baker, Jr., Essentials of Pade Approximants. New York: Academic, 1975.
16. X. Huang, “Pade approximation of linear(ized) circuit responses,” Ph.D. dissertation, Carnegie Mellon Univ., Pittsburgh, PA, Nov. 1990.
17. M. M. Alaybeyi, J. E. Bracken, J. Y. Lee, V. Raghavan, R. J. Trihy, and R. A. Rohrer, “Exploiting partitioning in asymptotic waveform evaluation (AWE),” in Proc. IEEE Custom Integrated Circuits Conf, 1992.
18. J. Lee and R. A. Rohrer, “AWESymbolic: Compiled circuit analysis using asymptotic waveform evaluation,” in Proc. Design Automation Conf, 1992, pp. 213-218.
19. B. E. Boser, K. P. Karmann, H. Martin, and B. A. Wooley, “Simulating and testing oversampled analog-to-digital converters,” IEEE J. Solid-State Circuits, pp. 668-674, June 1988.
20. HSPICE User’s Manual, Meta-Software, 50 Curtner Ave., Suite 16, Campbell, CA 95008.
21. B. Scott, “Input sampling switch charge conservation,” U.S. Patent 5 187 390, Feb. 1993.
22. B. E. Boser and B. A. Wooley, “The design of sigma-delta modulation analog-to-digital converters,” IEEE J. Solid-State Circuits, vol. 6, pp. 1298-1308, Dec. 1988.