Integrated Continuous-Time Filter Design—An Overview

IEEE Journal of Solid-State Circuits

Volumn 29, Issue 3, 1994, Pages 166-176

  Tsividis, Yannis P ^a  

^a NATIONAL TECHNICAL UNIVERSITY OF ATHENS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; ELECTRIC FILTERS; FABRICATION; LOW PASS FILTERS;

CONTINUOUS TIME FILTERS; INTEGRATED DESIGN; SOLID STATE CIRCUITS;

INTEGRATED CIRCUITS;

EID: 0028384779     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.278337     Document Type: Article

References (66)

1. Y. P. Tsividis and J. O. Voorman, Integrated Continuous-Time Filters. New York: IEEE Press, 1993.
2. E. A. Vittoz, “Future of analog in the VLSI environment,” in Proc. ISCAS’90, pp. 1372-1375.
3. J. M. Khoury, “Design of a 15-MHz CMOS continuous-time filter with on-chip tuning,” IEEE J. Solid-State Circuits, vol. 26, pp. 1988-1997, Dec. 1991 (reprinted in [1]).
4. G. A. De Veirman and R. G. Yamasaki, “Design of a bipolar 10-MHz programmable continuous-time 0.05 equiripple linear phase filter,” IEEE J. Solid-State Circuits, vol. 27, pp. 324-331, Mar. 1992.
5. C. A. Laber and P. R. Gray, “A 20 MHz sixth order BiCMOS parasitic-insensitive continuous-time filter and second order equalizer optimized for disk-drive read channels,” IEEE J. Solid-State Circuits, vol. 28, pp. 462-470, 1993.
6. C. Petersen, P. Chang, T.-S. Chung, W. Guo, K.-H. Loh, K. Miyashita, L. Pycior, M. Robinson, and K. Tomioka, “A 3-5.5V CMOS 32 Mb/s fully-integrated read channel for disk drives,” in Proc. 1993 CICC, San Diego, CA, May 1993, pp. 10.2.1-10.2.4.
7. R. Alini, A. Baschirotto, and R. Castello, “8-32 MHz tunable BiCMOS continuous-time filter for high-frequency applications,” IEEE J. Solid-State Circuits, vol. 27, pp. 1905-1915, Dec. 1992.
8. R. G. Wiegering, E. Seevinck, and W. De Jaeger, “Offset cancelling circuit,” IEEE J. Solid-State Circuits, vol. 24, pp. 651-658, June 1989.
9. G. J. Smolka, U. Riedle, U. Grehl, B. Jahn, F. Parzefall, W. Veit, and H. Werker, “A low-noise trunk interface circuit with continuous-time filters and on-chip tuning,” in [1].
10. J. F. Wilson, R. Youell, T. H. Richards, G. Luft, and R. Pilaski, “A single-chip VHF and UHF receiver for radio paging,” IEEE J. Solid-State Circuits, vol. 26, pp. 1944-1950, Dec. 1991 (reprinted in [1]).
11. A. M. Durham and W. Redhman-White, “Integrated continuous-time balanced filters for 16-b DSP interfaces,” IEEE J. Solid-State Circuits, vol. 28, pp. 835-839, July 1993.
12. V. Gopinathan, Y. Tsividis, K.-S. Tan, and R. Hester, “Design considerations for high-frequency continuous-time filters and implementation of an anti-aliasing filter for digital video,” IEEE J. Solid-State Circuits, vol. 25, pp. 1368-1378, Dec. 1990 (reprinted in [1]).
13. S. D. Willingham and K. W. Martin, “A BiCMOS low-distortion 8 MHz lowpass filter,” in Dig. 1993 1SSCC, pp. 114, 115, 212.
14. J. O. Voorman, “Continuous-time analog integrated filters,” in [1].
15. R. Schaumann, “Continuous time integrated filters,” in [1].
16. K. W. Moulding, J. R. Quartly, P. J. Rankin, R. J. Thompson, and G. A. Wilson, “Gyrator video filter IC with automatic tuning,” IEEE J. Solid-State Circuits, vol. SC-15, pp. 963-968, Dec. 1980 (reprinted in [1]).
17. J. O. Voorman, W. H. A. Bruls, and P. J. Barth, “Integration of analog filters in bipolar process,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 713-722, Aug. 1982 (reprinted in [1]).
18. S. Szczepanski and R. Schaumann, “Effects of weak nonlinearities in transconductance-capacitance filters,” in Proc. IEEE ISCAS’89, 1989, pp. 1055-1058.
19. D. L. Hiser and R. L. Geiger, “Impact of OTA nonlinearities on the performance of continuous-time OTA-C filters,” in Proc. IEEE ISCAS’90, 1990, pp. 1167-1170.
20. Y. Tsividis, Z. Czamul, and S. C. Fang, “MOS transconductors and integrators with high linearity,” Electron. Lett., vol. 22, pp. 245-246, Feb. 27, 1986; “Errata,” Electron. Lett., vol. 22, 619, May 22, 1986.
21. F. Krummenacher and N. Joehl, “A 4-MHz CMOS continuous-time filter with on-chip automatic tuning,” IEEE J. Solid-State Circuits, vol. 23, pp. 750-758, June 1988 (reprinted in [1]).
22. B. Gilbert, “A monolithic microsystem for analog synthesis of trigonometric functions and their inverses,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 1179-1191, Dec. 1982.
23. D. W. H. Calder, “Audio frequency gyrator filters for an integrated radio paging receiver,” in Proc. IEE Conf. Mobile Radio Syst. Tech., no. 238, 1984.
24. H. Tanimoto, M. Koyama, and Y. Yoshida, “Realization of a 1-V active filter using a linearization technique employing plurality of emitter-coupled pairs,” IEEE J. Solid-State Circuits, vol. 26, pp. 937-945, July 1991 (reprinted in [1]).
25. T. Arai, M. Koyama, H. Tanimoto, and Y. Yoshida, “A 2.5 V active lowpass filter using all-npn gain cells with a 1 Vpp linear input range,” in Dig. 1993 ISSCC, pp. 112, 113, 212.
26. H. Khorramabadi and P. R. Gray, “High-frequency CMOS continuous-time filters,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 939-948, Dec. 1984 (reprinted in [1]).
27. S. Tagagi, H. Nitta, J. Koyama, M. Furihata, N. Fujii, M. Nagata, and T. Yanagisawa, “100-MHz monolithic low-pass filters with transmission zeros using NIC integrators,” IEEE J. Solid-State Circuits, vol. 26, pp. 669-671, April 1991.
28. Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
29. J. W. Haslett and F. N. Trofimenkoff, “Small-signal, high-frequency equivalent circuit for the metal-oxide semiconductor field-effect transistor,” Proc. IEE, vol. 116, pp. 699-702, 1969.
30. Y. Tsividis and K. Suyama, “MOSFET modeling for analog circuit CAD: Problems and prospects,” IEEE J. Solid-State Circuits, this issue.
31. C. Petersen, “Analog integrated filters,” notes, 1993 CICC Educ. Sessions, May 1993.
32. J. Silva-Martinez, M. S. J. Steyaert, and W. Sansen, “A 10.7 MHz 68-dB SNR CMOS continuous-time filter with on-chip automatic tuning,” IEEE J. Solid-State Circuits, vol. 27, pp. 1843-1853, Dec. 1992.
33. A. P. Nedungadi and R. L. Geiger, “High-frequency voltage-controlled continuous time lowpass filter using linearized CMOS integrators,” Electron. Lett., vol. 22, pp. 729-731, July 3, 1986.
34. K. S. Tan and P. R. Gray, “Fully integrated analog filters using bipolar-JFET technology,” IEEE J. Solid-State Circuits, vol. SC-13, pp. 814-821, Dec. 1978 (reprinted in [1]).
35. K. Flukahori, “A bipolar voltage-controlled tunable filter,” IEEE J. Solid-State Circuits, vol. SC-16, pp. 729-737, Dec. 1981 (reprinted in [1]).
36. G. Moschytz, Linear Intergrated Networks. New York: Van Nostrand-Reinhold, 1975.
37. M. Banu and Y. Tsividis, “Fully integrated active RC filters in MOS technology,” IEEE J. Solid-State Circuits, vol. SC-18, pp. 644-651, Dec. 1983 (reprinted in [1]).
38. Y. Tsividis, M. Banu, and J. Khoury, “Continuous-time MOSFET-C filters in VLSI,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 15-30, Feb. 1986 (reprinted in [1]).
39. J. O. Voorman, A. van Bezooijen, and N. Ramahlo, “On balanced integrator filters,” in [1].
40. R. Shariatdoust, K. Nagaraj, J. Khoury, and S. Daubert, “An integrating servo demodulator for hard disk drives,” in Dig. CICC, 1993, pp. 10.6.1-10.6.5.
41. A. van Bezooijen, N. Ramalho, and J. O. Voorman, “Balanced integrator filters at video frequencies,” in Proc. ESSCIRC’91, 1991, pp. 1-4 (reprinted in [1]).
42. Z. Czarnul, “Modification of the Banu-Tsividis continuous-time integrator structure,” IEEE Trans. Circuits Syst. vol. CAS-33, pp. 714-716, July 1986 (reprinted in [1]).
43. B.-S. Song, “CMOS RF circuits for data communications applications,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 310-317, Apr. 1986.
44. U.-K. Moon and B.-S. Song, “A low-distortion 22KHz 5th-order Bessel filter,” in Dig. 1993 1SSCC, pp. 110, 111, 271.
45. S. Shioda, M. Sahoda, M. Aketo, K. Ohsawa, Y. Fujita, H. Kishigami, H. Shin, M. Ishida, H. Tanimoto, and T. Iida, “1.8V CMOS analog compander with 80 dB dynamic range,” in 1993 CICC, May 1993, pp.
46. G. L. E. Mona, I. C. Sandee, C. J. M. Verhoeven, G. Groenewold, and A. H. M. van Roermund, “Charge pump for optimal dynamic range filters,” in Proc. ISCAS, 1994.
47. K. Miura, Y. Okada, M. Shiomi, M. Masuda, B. Funaki, Y. Okada, and S. Ogura, “VCR signal processing LSI’s with self-adjusted integrated filters,” in Proc. Bipolar Circuits Technol. Meet., 1986, pp. 85-86, 120.
48. Y. Tsividis and K. Vavelidis, “Linear, electronicallytunable resistor,” Electron. Lett., vol. 28, pp. 2303-2305, Dec. 3, 1992; comment, Electron. Lett., vol. 29, pp. 556-557, Mar. 18, 1993.
49. S.-S. Lee, R. H. Zele, D. J. Allstot, and G. Liang, “CMOS continuous-time current-mode filters for high-frequency applications,” IEEE J. Solid-State Circuits, vol. 28, pp. 323-329, Mar. 1993.
50. L.-J. Pu and Y. P. Tsividis, “Transistor-only frequency selective circuits,” IEEE J. Solid-State Circuits, vol. 25, pp. 821-832, June 1990 (reprinted in [1]).
51. N. M. Nguyen and R. G. Meyer, “Si IC-compatible inductors and LC passive filters,” IEEE J. Solid-State Circuits, vol. 25, pp. 1028-1031, Aug. 1990 (reprinted in [1]).
52. J. Y.-C. Chang, A. Abidi, and M. Gaitan, “Large suspended inductors on silicon and their use in a 2-µm CMOS RF amplifier,” IEEE Electron Device Lett., vol. 14, pp. 246-248, May 1993.
53. R. A. Duncan, K. W. Martin, and A. S. Sedra, “A Q-enhanced active-RLC bandpass filter,” in Proc. IEEE ISCAS’93, Chicago, IL, May 1993, pp. 1416-1419.
54. Y. P. Tsividis, “Integrated continuous-time filter design,” in Proc. IEEE Custom Integrated Circuits Conf. ' ‘93, San Diego, CA, May 1993, pp. 6.4.1-6.4.7.
55. S. Pipilos and Y. Tsividis, “Design of active RLC integrated filters with application in the GHz range,” in Proc 1994 ISCAS.
56. E. A. Vittoz, “Micropower techniques,” ch. 3 in Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, J. Franca and Y. Tsividis, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1994.
57. G. Groenewold, “The design of high dynamic range continuous-time integratable filters,” IEEE Trans. Circuits Syst., vol. 38, pp. 838-852, Aug. 1991.
58. G. Groenewold, “A high dynamic range intergrated continuous-time bandpass filter,” IEEE J. Solid-State Circuits, vol. 27, pp. 1614-1622, Nov. 1992.
59. J. R. Canning and G. A.Wilson, “Frequency discriminator circuit arrangment,” U.K. Patent 1421093, Jan. 14, 1976.
60. T. R. Viswanathan, S. Murtuza, V. H. Syed, J. Berry, and M. Staszel, “Switched-capacitor frequency control loop,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 775-778, Aug. 1982.
61. J. Silva-Martinez, M. Steyaert, and W. Sansen, “A novel approach for the automatic tuning of continuous-time filters,” in Proc. IEEE ISCAS, 1991, pp. 1452-1455 (reprinted in [1]).
62. J. v. d. Plas, “MOSFET-C filter with low excess noise and accurate automatic tuning,” IEEE J. Solid-State Circuits, vol. 26, pp. 922-929, 1991 (reprinted in [1]).
63. R. Schaumann and M. A. Tan, “The problem of on-chip automatic tuning in continuous-time integrated filters,” in Proc. IEEE ISCAS, 1989, pp. 106-109 (reprinted in [1]).
64. Y. Tsividis, “Self-tuned filters,” Electron. Lett., vol. 17, pp. 406-407, June 1981 (reprinted in [1]).
65. J. E. Kardontchik, Introduction to the Design of Transconductor-Capacitor Filters. Boston: Kluwer, 1992.
66. B. Nauta, “A CMOS transconductance-C filter technique for very high frequencies,” IEEE J. Solid-State Circuits, vol. 27, pp. 142-153, Feb. 1992 (reprinted in [1]).