Design and Characterization of the BVX: An 8-Channel CMOS Preamplifier-Shaper for Silicon Strips

IEEE Transactions on Nuclear Science

Volumn 41, Issue 1, 1994, Pages 352-355

  Britton, C L ^a   Alley, G T ^a   Simpson, M L ^a   Wintenberg, A L ^a   Yarema, R J ^a   Zimmerman, T ^a   Boissevain, J ^a   Collier, W ^a   Jacak, B V ^a   Simon Gillo, J ^b   Sondheim, W ^b   Sullivan, J P ^b   Lockyer, N ^c  

^a OAK RIDGE NATIONAL LABORATORY   (United States)

^b LOS ALAMOS NATIONAL LABORATORY   (United States)

^c UNIVERSITY OF PENNSYLVANIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; COLLIDING BEAM ACCELERATORS; COMPUTER SIMULATION; CROSSTALK; GAIN MEASUREMENT; INTEGRATED CIRCUIT LAYOUT; PARTICLE DETECTORS; SEMICONDUCTING SILICON; SEMICONDUCTOR QUANTUM WELLS; SIGNAL PROCESSING; SPURIOUS SIGNAL NOISE;

EIGHT CHANNEL CMOS PREAMPLIFIER SHAPER; SILICON STRIP DETECTORS;

DIFFERENTIAL AMPLIFIERS;

EID: 0028380461     PISSN: 00189499     EISSN: 15581578     Source Type: Journal    
DOI: 10.1109/23.281522     Document Type: Article

References (5)

1. F. Anghinofi, et al. “Development of Integrated CMOS Circuits and Silicon Pixel Detectors in the CERN-LAA Project,” CERN Progress Report 1988–89, CERN/LAA/SD 89–11.
2. D. M. Binkley, et al. “A low-noise, wideband, integrated CMOS transimpedance preamplifier for photodiode applications,” IEEE Trans. Nucl. Sci., vol. 3 9, no. 4, pp. 747–752, Aug. 1992.
3. K. Lakshmikumar, et al. “Characterization and Modeling of Mismatch in MOS Transistors for Precision Analog Design.” IEEE JSSC, vol. 21, no. 6, pp. 1057–1066, Dec. 1986.
4. P. E. Allen and D. R. Holberg, “CMOS Analog Circuit Design,” Holt, Rinehart, and Winston, 1987, p. 332.
5. P. R. Allport, et al. “FOXFET Biassed Microstrip Detectors,” NIM A310, pp. 155–159, 1991.