Current-Mode CMOS Multiple-Valued Logic Circuits

IEEE Journal of Solid-State Circuits

Volumn 29, Issue 2, 1994, Pages 95-107

  Current, K Wayne ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOGIC CIRCUITS; SIGNAL PROCESSING; SOLID STATE DEVICES;

LOGIC ADDERS; MULTIPLE-VALUED LOGIC; THRESHOLD COMPARATORS;

CMOS INTEGRATED CIRCUITS;

EID: 0028370074     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.272112     Document Type: Article

References (32)

1. M. Stark, “Two bits per cell ROM,” in Proc. COMPCON, Jan. 1981, pp. 209-212.
2. J. J. Poulos and P. W. Hollis, “Neural networks using analog multipliers,” in Proc. ISCAS, May 1988, pp. 499-502.
3. P. Mueller et al., “A general purpose analog neural computer,” in Proc. Int. Conf. Neural Networks, 1989, pp. II 177-182.
4. S. Eberhardt et al., “Design of parallel hardware neural network systems from custom analog VLSI ‘building block’ chips,” in Proc. Int. Conf. Neural Networks, 1989, pp. II 183-190.
5. D. A. Freitas and K. W. Current, “A quaternary logic encoder-decoder circuit design using CMOS,” in Proc. Int. Symp. Multiple-Valued Logic, May 1983, pp. 190-195.
6. D. A. Freitas and K. W. Current, “A CMOS current comparator circuit,” Electron. Lett., vol. 19, no. 17, pp. 695-697, Aug. 1983.
7. D. Etiemble, “Multiple-valued MOS circuits and VLSI implementation,” presented at the Int. Symp. Multiple-Valued Logic, May 1986.
8. S. P. Onneweer and H. G. Kerkhoff, “Current-mode CMOS high-radix circuits,” in Proc. Int. Symp. Multiple-Valued Logic, May 1986, pp. 60-69.
9. S. P. Onneweer and H. G. Kerkhoff, “High-radix current-mode CMOS circuits based on the truncated difference operator,” in Proc. 1987 lnt. Symp. Multiple-Valued Logic, May 1987, pp. 188-195.
10. S. Kawahito, M. Kameyama, T. Higuchi, and H. Yamada, “A 32 x 32-bit bit multiplier using multiple-valued MOS current-mode circuits,” IEEE J. Solid-State Circuits, vol. 23, no. 1, pp. 124-132, Feb. 1988.
11. F. J. Pelayo et al., “CMOS current-mode multivalued PLA's,” IEEE Trans. Circuits Syst., vol. 38, no. 4, pp. 434-441, Apr. 1991.
12. S. Kawahito, M. Kameyarna, and T. Higuchi, “Multiple-valued radix-2 signed-digit arithmetic circuits for high-performance systems,” IEEE J. Solid-State Circuits, vol. 25, no. 1, pp, 125-131, Feb. 1990.
13. K. W. Current, D. A. Freitas, and F. A. Edwards, “CMOS quaternary threshold logic full adder circuits,” in Proc. Int. Symp. Multiple-Valued Logic, May 1985, pp. 318-322.
14. K. W. Current, F. A. Edwards, and D. A. Freitas, “A CMOS multiple-valued valued logic test chip,” in Proc. Int. Symp. Multiple-Valued Logic, May 1987, pp. 16-19.
15. K. W. Current, “A CMOS quaternary latch,” Electron. Lett., vol. 25, no. 13, pp. 856-858, June 1989.
16. K. W. Current and M. E. Hurlston, “A bidirectional current-mode CMOS multiple-valued logic memory circuit,” in Proc. Int. Symp. Multiple-Valued Valued Logic, May 1991, pps. 196-202.
17. K. W. Current, “A CMOS quaternary threshold logic full adder circuit with transparent latch,” in Proc. Int. Symp. Multiple-Valued Logic, May 1990, pp. 168-173.
18. J. M. Yurchak and J. T. Butler, “HAMLET-an expression compiler/optimizer for the implementation of huristics to minimize multiple-valued valued programmable logic arrays,” in Proc. Int. Symp. Multiple-Valued Logic, May 1990.
19. K. W. Current, “Application of quaternary logic to the design of a proposed discrete cosine transform chip,” Int. J. Electronics, vol. 67, no. 5, pp. 687-701, Nov. 1989.
20. K. W. Current. “Algorithmic analogue-to-quaternary converter circuit using current-mode CMOS,” Electron. Lett., vol. 28, no. 12, pp. 1111-1112, June 1992.
21. D. J. Allstot, G. Laing, and H. C. Yang, “Current-mode logic techniques for cmos mixed-mode ASIC's,” in Proc. 1991 Custom Integrated Circuits Conf., May 1991, pp. 25.2.1-25.2.4.
22. D. A. Freitas and K. W. Current, “CMOS circuits for quaternary encoding and decoding,” in Proc. Int. Symp. MVL, May 1984, pp. 164-168.
23. D. A. Freitas and K. W. Current, “A simple high-gain CMOS voltage comparator circuit,” Int. J. Electronics, vol. 57, no. 2, pp. 195-198, Aug. 1984.
24. T. T. Dao, “Threshold I 2 L and its application to binary symmetric functions and multivalued logic,” IEEE J. Solid-State Circuits, vol. SC-12, no. 5, pp. 463-472, Oct. 1977.
25. T. T. Dao, E. J. McCluskey, and L. K. Russel, “Multivalued integrated injection logic,” IEEE Trans. Computers, vol. C-26, no. 12, pp. 1233-1241, Dec. 1977.
26. N. Friedman, C. Salama, and P. Thompson, “Realization of multivalued integrated injection of logic full adder,” IEEE J. Solid-State Circuits, vol. SC-12, no. 5, pp. 532-534, Oct. 1977.
27. K. W. Current, L. B. Wheaton, T. M. Luich, and D. A. Mow, “Characteristics of integrated quaternary threshold logic full adders,” in Proc. Int. Symp. Multiple-Valued Logic, June 1980, pp. 24-30.
28. L. B. Wheaton and K. W. Current, “Quaternary threshold logic full adder circuit with complementary inputs,” Int. J. Electronics, vol. 56, no. 4, pp. 539-545, Apr. 1984.
29. D. G. Nairn and C. A. T. Salama, “Algorithmic analogue/digital convertor based on current mirrors,” Electron. Lett., vol. 24, no. 8, pp. 471-472, Apr. 1988.
30. D. G. Nairn and C. A. T. Salama, “Current-mode algorithmic analog-to-digital to-digital converters,” IEEE J. Solid-State Circuits, vol. 25, no. 4, pp. 997-1004, Aug. 1990.
31. P. W. Li, M. J. Chin, P. R. Gray, and R. Castello, “A ratio independent algorithmic analog-to-digital conversion technique,” IEEE J. Solid-State Circuits, vol. SC-19, no. 6, pp. 828-836, Dec. 1984.
32. C. C. Shi and P. R. Gray, “Reference refreshing cyclic analog-to digital converters,” IEEE J. Solid-State Circuits, vol. SC-21, no. 4, pp. 544-554, Aug. 1986.