-
1
-
-
0024681858
-
A CMOS electrically configurable gate array
-
June
-
K. A. El-Ayat, A. El Gamal, R. Guo, J. Chang, R. K. Mak, F. Chiu, E. Z. Hamdy, J. McCollum, and A. Mohsen, “A CMOS electrically configurable gate array,” IEEE J. Solid-State Circuits, vol. 24, pp. 752–762, June 1989.
-
(1989)
IEEE J. Solid-State Circuits
, vol.24
, pp. 752-762
-
-
El-Ayat, K.A.1
El Gamal, A.2
Guo, R.3
Chang, J.4
Mak, R.K.5
Chiu, F.6
Hamdy, E.Z.7
McCollum, J.8
Mohsen, A.9
-
3
-
-
0025536718
-
Logic synthesis for programmable gate arrays
-
Orlando, FL, June
-
R. Murgai, Y. Nishizaki, N. Shenoy, R. K. Brayton, and A. Sangiovanni-Vincentelli, Vincentelli, “Logic synthesis for programmable gate arrays,” in ACM IEEE 27th Design Automation Conf. Proc., Orlando, FL, June 1990, pp. 620–625.
-
(1990)
ACM IEEE 27th Design Automation Conf. Proc.
, pp. 620-625
-
-
Murgai, R.1
Nishizaki, Y.2
Shenoy, N.3
Brayton, R.K.4
Sangiovanni-Vincentelli, A.5
-
4
-
-
0027062422
-
Improved logic synthesis algorithms for table look up architectures
-
Santa Clara, CA, Nov.
-
R. Murgai, N. Shenoy, R. K. Brayton, and A. Sangiovanni-Vincentelli, “Improved logic synthesis algorithms for table look up architectures,” in IEEE Int. Conf. Computer-Aided Design ICCAD-91, Santa Clara, CA, Nov. 1991, pp. 564–567.
-
(1991)
IEEE Int. Conf. Computer-Aided Design ICCAD-91
, pp. 564-567
-
-
Murgai, R.1
Shenoy, N.2
Brayton, R.K.3
Sangiovanni-Vincentelli, A.4
-
5
-
-
0026175523
-
A heuristic method for FPGA technology mapping based on the edge visibility
-
San Francisco, CA, June
-
N.- S. Woo, “A heuristic method for FPGA technology mapping based on the edge visibility,” in ACM IEEE 28th Design Automation Conf. Proc., San Francisco, CA, June 1991, 248-251.
-
(1991)
ACM IEEE 28th Design Automation Conf. Proc.
, pp. 248-251
-
-
Woo, N.-S.1
-
6
-
-
0025532128
-
Chortle: A technology mapping program for lookup table-based field programmable gate arrays
-
Orlando, FL, June
-
R. J. Francis, J. Rose, and K. Chung, “Chortle: A technology mapping program for lookup table-based field programmable gate arrays,” in ACM IEEE 27th Design Automation Conf. Proc., Orlando, FL, June 1990, pp. 613–619.
-
(1990)
ACM IEEE 27th Design Automation Conf. Proc.
, pp. 613-619
-
-
Francis, R.J.1
Rose, J.2
Chung, K.3
-
7
-
-
0026175524
-
Chortle-crf: Fast technology mapping for lookup table-based FPGA’s
-
San Francisco, CA, June
-
R. J. Francis, J. Rose, and Z. Vranesic, “Chortle-crf: Fast technology mapping for lookup table-based FPGA’s,” in ACM IEEE 28th Design Automation Conf. Proc., San Francisco, CA, June 1991, pp. 227–233.
-
(1991)
ACM IEEE 28th Design Automation Conf. Proc.
, pp. 227-233
-
-
Francis, R.J.1
Rose, J.2
Vranesic, Z.3
-
8
-
-
33746952072
-
Logic synthesis for universal logic cells
-
Oxford, England, Sept. 4-6
-
F. Dresig, O. Rettig, and U. G. Baitinger, “Logic synthesis for universal logic cells,” in Proc. Int. Workshop on Field Programmable Logic and Applications, Oxford, England, Sept. 4-6, 1991.
-
(1991)
Proc. Int. Workshop on Field Programmable Logic and Applications
-
-
Dresig, F.1
Rettig, O.2
Baitinger, U.G.3
-
9
-
-
0027061543
-
Technology Mapping for a Two-Output RAM-based Field-Programmable Gate Arrays
-
Feb.
-
D. Filo, J. Yang, F. Mailhot, and G. De Micheli, “Technology Mapping for a Two-Output RAM-based Field-Programmable Gate Arrays,” in European Design Automation Conf., Feb. 1991, pp. 534–538.
-
(1991)
European Design Automation Conf.
, pp. 534-538
-
-
Filo, D.1
Yang, J.2
Mailhot, F.3
De Micheli, G.4
-
10
-
-
0026124456
-
Flexibility of interconnection structures for field-programmable programmable gate arrays
-
Mar.
-
J. Rose and S. Brown, “Flexibility of interconnection structures for field-programmable programmable gate arrays,” IEEE J. Solid-State Circuits, vol. 26, pp. 277–282, Mar. 1991.
-
(1991)
IEEE J. Solid-State Circuits
, vol.26
, pp. 277-282
-
-
Rose, J.1
Brown, S.2
-
12
-
-
0019530332
-
Two-dimensional stochastic model for interconnections in master slice integrated circuits
-
Feb.
-
A. El Gamal, “Two-dimensional stochastic model for interconnections in master slice integrated circuits,” IEEE Tran. Circuits and Systems, vol. 28, pp. 127–138, Feb. 1981.
-
(1981)
IEEE Tran. Circuits and Systems
, vol.28
, pp. 127-138
-
-
El Gamal, A.1
-
13
-
-
0022593949
-
Stochastic models for wireability analysis of gate arrays
-
Jan.
-
S. Sastry and A. C. Parker, “Stochastic models for wireability analysis of gate arrays,” IEEE Tran. Computer-Aided Design, vol. CAD-5, pp. 52–65, Jan. 1986.
-
(1986)
IEEE Tran. Computer-Aided Design
, vol.CAD-5
, pp. 52-65
-
-
Sastry, S.1
Parker, A.C.2
-
14
-
-
85046457769
-
A linear-time heuristic for improving network partitions
-
Las Vegas, NV, June
-
C. M. Fiduccia and R. Mattheyses, “A linear-time heuristic for improving network partitions,” in ACM IEEE 19th Design Automation Conf Proc., Las Vegas, NV, June 1982, pp. 175–181.
-
(1982)
ACM IEEE 19th Design Automation Conf Proc.
, pp. 175-181
-
-
Fiduccia, C.M.1
Mattheyses, R.2
-
15
-
-
85067326633
-
Placement-based partitioning for lookup-table-based field programmable gate arrays
-
Berkeley, CA, Feb.
-
S. Trimberger and M. R. Chene, “Placement-based partitioning for lookup-table-based field programmable gate arrays,” in Proc. 1st Int. ACM/SIGDA Workshop on Field-Programmable Gate Arrays, Berkeley, CA, Feb. 1992, pp. 137–142.
-
(1992)
Proc. 1st Int. ACM/SIGDA Workshop on Field-Programmable Gate Arrays
, pp. 137-142
-
-
Trimberger, S.1
Chene, M.R.2
-
17
-
-
0019899299
-
Connectivity of random logic
-
Jan.
-
M. Feuer, “Connectivity of random logic,” IEEE Trans. Computers, vol. C-31, pp. 29–33, Jan. 1982.
-
(1982)
IEEE Trans. Computers
, vol.C-31
, pp. 29-33
-
-
Feuer, M.1
-
18
-
-
0027047760
-
Technology mapping for lookup table-based FPGA's for performance
-
Santa Clara, CA, Nov.
-
R. J. Francis, J. Rose, and Z. Vranesic, “Technology mapping for lookup table-based FPGA's for performance,” in IEEE Int. Conf. on Computer-Aided Design ICCAD-91, Santa Clara, CA, Nov. 1991, pp. 568–571.
-
(1991)
IEEE Int. Conf. on Computer-Aided Design ICCAD-91
, pp. 568-571
-
-
Francis, R.J.1
Rose, J.2
Vranesic, Z.3
-
21
-
-
33747834679
-
MIS: A multiple-level logic optimization system
-
Nov.
-
R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. R. Wang, “MIS: A multiple-level logic optimization system,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 1062–1081, Nov. 1987.
-
(1987)
IEEE Trans. Computer-Aided Design
, vol.CAD-6
, pp. 1062-1081
-
-
Brayton, R.K.1
Rudell, R.2
Sangiovanni-Vincentelli, A.3
Wang, A.R.4
-
22
-
-
0026175483
-
Xmap: A technology mapper for table-lookup field programmable gate arrays
-
San Francisco, CA, June
-
K. Karplus, “Xmap: A technology mapper for table-lookup field programmable gate arrays,” in ACM IEEE 28th Design Automation Conf. Proc., San Francisco, CA, June 1991, pp. 240–243.
-
(1991)
ACM IEEE 28th Design Automation Conf. Proc.
, pp. 240-243
-
-
Karplus, K.1
-
24
-
-
85067325241
-
A Routability Driven Technology Mapper for Table-Lookup Based Field-programmable Gate-Arrays
-
Board of Studies in Computer Engineering, University of California at Santa Cruz
-
J. Kong, “A Routability Driven Technology Mapper for Table-Lookup Based Field-programmable Gate-Arrays,” Master's thesis, Board of Studies in Computer Engineering, University of California at Santa Cruz, 1992.
-
(1992)
Master's thesis
-
-
Kong, J.1
-
26
-
-
0024168714
-
MUSTANG: State assignment of finite state machines targeting multilevel logic implementations
-
Dec.
-
S. Devadas, H. K. Ma, A. R. Newton, and A. Sangiovanni-Vincentelli, telli, “MUSTANG: State assignment of finite state machines targeting multilevel logic implementations,” IEEE Trans. Computer-Aided Design, vol. CAD-7, pp. 1290–1299, Dec. 1988.
-
(1988)
IEEE Trans. Computer-Aided Design
, vol.CAD-7
, pp. 1290-1299
-
-
Devadas, S.1
Ma, H.K.2
Newton, A.R.3
Sangiovanni-Vincentelli, A.4
-
27
-
-
0027268879
-
On routability prediction for field-programmable programmable gate arrays
-
Dallas, TX, June
-
P. K. Chan, M. Schlag, and J. Zien, “On routability prediction for field-programmable programmable gate arrays,” in ACM IEEE 30th Design Automation Conf. Proc., Dallas, TX, June 1993, pp. 326–330.
-
(1993)
ACM IEEE 30th Design Automation Conf. Proc.
, pp. 326-330
-
-
Chan, P.K.1
Schlag, M.2
Zien, J.3
-
28
-
-
85067324454
-
A new architecture for high-performance FPGA's
-
Vienna, Austria, September
-
D. D. Hill, B. K. Britton, N.- S. Woo, S. Singh, T. Poon, and B. Krambeck, “A new architecture for high-performance FPGA's" in 1992 Int. Workshop on Field Programmable Logic and Applications, Vienna, Austria, September 1992.
-
(1992)
1992 Int. Workshop on Field Programmable Logic and Applications
-
-
Hill, D.D.1
Britton, B.K.2
Woo, N.-S.3
Singh, S.4
Poon, T.5
Krambeck, B.6
|