High-Order Single-Stage Single-Bit Oversampling A/D Converter Stabilized with Local Feedback Loops

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 41, Issue 1, 1994, Pages 19-25

  Leung, Bosco H ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

^b NORTEL NETWORKS   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CASCADE CONTROL SYSTEMS; CMOS INTEGRATED CIRCUITS; CONTROL SYSTEMS; DIGITAL SIGNAL PROCESSING; ERRORS; MODULATORS; OPERATIONAL AMPLIFIERS; SAMPLED DATA CONTROL SYSTEMS; SIGNAL TO NOISE RATIO; SYSTEM STABILITY;

INTEGRATORS; LOCAL FEEDBACK LOOPS; MASH ARCHITECTURES; OVERSAMPLING MODULATORS;

ANALOG TO DIGITAL CONVERSION;

EID: 0028288040     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.275665     Document Type: Article

References (16)

1. R. van de Plassche, “A sigma-delta converter as an A/D converter” IEEE Trans. Circuit Syst., vol. CAS-25, pp. 510–514, July 1978.
2. B. H. Leung, et al., “Area-efficient multichannel oversampled PCM voice-band coder,” IEEE J. of Solid-State Circuits, vol. SC-23, pp. 1351–1357, Dec. 1988.
3. B. Agrawal and K. Shenoi, “Design methodology for sigma-delta modulators,” IEEE Trans. Commun., vol. COM-31, pp. 360–369, Mar. 1983.
4. J. C. Candy, “A use of double integration in sigma-delta modulation,” IEEE Trans. Commun., vol. COM-33, pp. 249–258, Mar. 1995.
5. S. H. Ardalan and J. J. Paulos, “An analysis of nonlinear behavior in delta-sigma modulators,” IEEE Trans. Circuit Syst., vol. CAS-34, pp. 593–603, Jun. 1987.
6. B. H. Leung and S. Sutraja, “Multibit sigma-delta A/D converter incorporating a novel class of dynamic element matching techniques,” IEEE Trans. Circuit Syst. II, vol. CAS-39, pp. 35–51, Jan. 1992.
7. F. Chen, and B. H. Leung, “A multi-bit sigma-delta DAC with dynamic element matching techniques,” in Proc. IEEE Custom IC Conf., May 1992, pp. 16.2.1–16.2.4.
8. M. Sarhang-Nejad and G. C. Temes, “A true 16-bit 20KHz multibit EA ADC with digital correction,” in Proc. IEEE Custom IC Conf., May 1992, pp. 16.4.1–16.4.4.
9. Y. Matsuya, et al., “A 16b oversampling A/D conversion technology using triple integration noise shaping,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 921–929, Dec. 1987.
10. K. Uchimura, et al., “Oversampling A-to-D and D-to-A converters with multistage noise shaping modulators,” IEEE Trans. Acoust. Speech Signal Proc., vol. ASSP-36, pp. 1899–1905, Dec. 1988.
11. L. Longo and M. Copeland, “A 13-bit ISDN-band oversampled ADC using two-stage third order noise shaping,” in Proc. IEEE Custom IC Conf., Jan. 1988, pp. 21.2.1–21.2.4.
12. L. A. Williams and B. A. Wooley, “Third-order cascaded sigma-delta modulators,” IEEE Trans. Circuit Syst., vol. CAS-38, pp. 489–498, May 1991.
13. B. E. Boser and B. A. Wooley, “The design of sigma-delta modulation analog-to-digital converters,” IEEE J. Solid-State Circuits, vol. SC-23, pp. 1298–1308, Dec. 1988.
14. W. Chou, P. Wong and R. Gray, “Multistage sigma-delta modulation,” IEEE Trans. Info. Theory, vol. IT-35, pp. 784–796, July 1989.
15. F. Op't Eynde, G. M. Yin and W. Sansen, “A CMOS fourth-order 14b 500k-sample/s sigma-delta ADC converter,” in ISSCC Dig. Tech. Pap., pp. 62–63, Feb. 1991.
16. D. B. Ribner, “A comparison of modulator networks for high-order oversampled∑Δ analog-to-digital converters,” IEEE Trans. Circuit Syst., vol. CAS-38, pp. 145–159, Feb. 1991.