An Accurate Analytical Propagation Delay Model for High-Speed CML Bipolar Circuits

IEEE Journal of Solid-State Circuits

Volumn 29, Issue 1, 1994, Pages 31-45

  Sharaf, Khaled M ^a   Elmasry, Mohamed I ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR TRANSISTORS; COMPUTER SIMULATION; ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK PARAMETERS; ELECTRIC NETWORK SYNTHESIS; EMITTER COUPLED LOGIC CIRCUITS; LOGIC DESIGN; MATHEMATICAL MODELS; NETWORK COMPONENTS; TRANSIENTS;

ACCURATE ANALYTICAL PROPAGATION DELAY MODEL; DETAILED TRANSIENT ANALYSIS; SOFTWARE PACKAGE SPICE;

BIPOLAR INTEGRATED CIRCUITS;

EID: 0028199487     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.272092     Document Type: Article

References (19)

1. H. Rein, “Silicon bipolar integrated circuits for multigigabit per second lightwave communications,” IEEE J. Lightwave Technol., vol. LT-8, pp. 1371-1378, Sept. 1990.
2. M. Rocchi, High-Speed Digital IC Technologies. Dedham, MA: Artech, 1990.
3. J. M. Stork, “Bipolar transistor scaling for minimum switching delay and energy dissipation,” IEDM Tech. Dig., pp. 550-553, 1988.
4. M. Y. Ghannam et al., “An analytical model for the determination of the transient response of CML and ECL gates,” IEEE Trans. Electron Devices, vol. 37, pp. 191-201, Jan. 1990.
5. A. T. Yang and Y. Chang, “Physical timing modeling for bipolar VLSI,” IEEE J. Solid-State Circuits, vol. 27, pp. 1245-1254, Sept. 1992.
6. K. G. Ashar, “The method of estimating delay in switching circuits and the figure of merit of a switching transistor,” IEEE Trans. Electron Devices, vol. ED-11, pp. 497-506, Nov. 1964.
7. P. K. Tien, “Propagation delay in high speed silicon bipolar and GaAs HBT digital circuits,” Int. J. High Speed Electronics, vol. 1, pp. 101-124, 1990.
8. D. D. Tang and P. M. Solomon, “Bipolar transistor design for optimized power-delay logic circuits,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 679-684, Aug. 1979.
9. E. F. Chor et al., “A propagation-delay expression and its application to the optimization of polysilicon emitter ECL processes,” IEEE J. Solid-State Circuits, vol. SC-23, pp. 251-259, Feb. 1988.
10. W. Fang et al., “Accurate analytical delay expressions for ECL and CML circuits and their applications to optimizing high-speed bipolar circuits,” IEEE J. Solid-State Circuits, vol. SC-25, pp. 572-583, Apr. 1990.
11. W. Fang et al., “An analytical maximum toggle frequency expression and its application to optimizing high-speed ECL frequency dividers,” IEEE J. Solid-State Circuits, vol. 25, pp. 920-930, Aug. 1990.
12. P. Antognetti and G. Massobrio, Semiconductor Device Modeling with SPICE. New York: McGraw-Hill, 1988.
13. K. M. Sharaf, “Studies on the propagation delay time of high-speed CML/ECL bipolar circuit structures,” Univ. Waterloo, Waterloo, Ont., Canada, Internal Rep., 1992.
14. P. A. Raje et al., “Accurate delay models for digital BiCMOS,” IEEE Trans. Electron Devices, vol. 39, pp. 1456-1464, June 1992.
15. W. Fang et al., “An accurate analytical BiCMOS delay expression and its application to optimizing high-speed BiCMOS circuits,” IEEE J. Solid-State Circuits, vol. 27, pp. 191-202, Feb. 1992.
16. S. Duncan et al., “A 1- μ m trench isolated high speed bipolar transistor,” presented at the VLSI Symp., San Diego, CA, 1988.
17. T. Ishibashi et al., “High-speed frequency dividers using self-aligned AlGaAs/GaAs heterojunction bipolar transistors,” IEEE Electron Device Lett., vol. EDL-8, pp. 194-196, 1987.
18. Y. Yamauchi et al., “22 GHz 1/4 frequency divider using AlGaAs/GaAs HBTs,” Electron. Lett., vol. 23, pp. 881-882, 1987.
19. K. M. Sharaf and M. I. Elmasry, “On the optimization of high-speed CML and ECL bipolar circuit structures,” IEEE J. Comput.-Aided Design, to be submitted.